24

both are equal. Stage 1020 is then entered which also results in a "no" answer transferring the analysis to stage 1030. Since this is not the last resource to be processed for instruction I2, stage 1070 is entered to advance the analysis to the next resource register R1 5 Precisely the same path through FIG 10 occurs for register R1 as for register R0. Next, stage 1070 initiates processing of register R2. In this case, the answer to the determination at stage 1010 is "no" and stage 1020 is accessed. Since register R2 for instruction I2 is written, 10 stage 1022 is accessed. In this case, the proposed firing time of instruction I2 is T17 and the resource load-time is T15 from Table 8 Hence, the proposed firing time is greater than the load time and stage 1024 is accessed Stages 1024 and 1026 cause the load time and the free 15 time for register R2 to be advanced, respectively, to T17 and T18, and the resource table is updated as shown in FIG. 10:

TABLE 10

	*******		_
Resource	e Load-Tim	e Free-Time	_ :
RD	T16	T17	
R1	T 16	T 17	
R2	T17	T 18	

As this is the last resource processed, for instruction I2, the proposed firing time of T17 becomes the actual firing time (stage 1040) and the next instruction is analyzed.

It is in this fashion that each of the instructions in the inner loop matrix multiply example are analyzed so that when fully analyzed the final resource table appears as in Table 11 below:

TABLE 11

Resource	Load-Time	Free-Time
R0	T16	T17
R1	I16	I 17
R2	I 17	I 18
R3	T18	T 19
R4	T16	T 17
R10	T 16	I 17
RII	T16	117

Referring to FIG. 11, the TOLL software, after performing the tasks set forth in FIGS 9 and 10, enters stage 1100 Stage 1100 sets all resource free and load 45 times to the maximum of those within the given basic block For example, the maximum time set forth in Table 11 is T19 and, therefore, all free and load times are set to time T19. Stage 1110 is then entered to make the determination whether this is the last basic block to $\,^{50}$ be processed. If not, stage 1120 is entered to proceed with the next basic block. If this is the last basic block, stage 1130 is entered and starts again with the first basic block in the instruction stream. The purpose of this analysis is to logically reorder the instructions within 55 each basic block and to assign logical processor numbers to each instruction This is summarized in Table 6 for the inner loop matrix multiply example. Stage 1140 performs the function of sorting the instruction in each basic block in ascending order using the instruction 60 firing time (IFT) as the basis Stage 1150 is then entered wherein the logical processor numbers (LPNs) are assigned In making the assignment of the processor elements, the instructions of a set, that is those having the same instruction firing time (IFT), are assigned logical 65 processor numbers on a first come, first serve basis For example, in reference back to Table 6, the first set of instructions for firing time T16 are I0, I1, and I4. These

instructions are assigned respectively to processors PE0, PE1, and PE2. Next, during time T17, the second set of instructions I2 and I5 are assigned to processors PE0 and PE1, respectively Finally, during the final time T18, the final instruction I3 is assigned to processor PE0. It is to be expressly understood that the assignment of the processor elements could be effected using other methods and is based upon the actual architecture of the processor element and the system. As is clear, in the preferred embodiment the set of instructions are assigned to the logical processors on a first in time basis. After making the assignment, stage 1160 is entered to determine whether or not the last basic block has been processed and if not, stage 1170 brings forth the next basic block and the process is repeated until finished.

Hence, the output of the TOLI software, in this illustrated embodiment, results in the assignment of the instruction firing time (IFT) for each of the instructions as shown in FIG 4. As previously discussed, the instructions are reordered, based upon the natural concurrencies appearing in the instruction stream, according to the instruction firing times; and, then, individual logical processors are assigned as shown in Table 6. While the discussion above has concentrated on the inner loop matrix multiply example, the analysis set forth in FIGS. 9 through 11 can be applied to any SESE basic block (BB) to detect the natural concurrencies contained therein and then to assign the instruction firing times (IFTs) and the logical processor numbers (LPNs) for each user's program. This intelligence can then be added to the reordered instructions within the basic block. This is only done once for a given program and provides the necessary time-driven decentralized 35 control and processor mapping information to run on the TDA system architecture of the present invention

The purpose of the execution sets, referring to FIG12, is to optimize program execution by maximizing instruction cache hits within an execution set or, in other words, to statically minimize transfers by a basic block within an execution set to a basic block in another execution set. Support of execution sets consists of three major components: data structure definitions, pre-execution time software which prepares the execution set data structures, and hardware to support the fetching and manipulation of execution sets in the process of executing the program.

The execution set data structure consists of a set of one or more basic blocks and an attached header. The header contains the following information: the address 1200 of the start of the actual instructions (this is implicit if the header has a fixed length), the length 1210 of the execution set (or the address of the end of the execution set), and zero or more addresses 1220 of potential successor (in terms of program execution) execution

The software required to support execution sets manipulates the output of the post-compile processing. That processing performs dependency analysis, resource analysis, resource assignment, and individual instruction stream reordering. The formation of execution sets uses one or more algorithms for determining the probable order and frequency of execution of the basic blocks. The basic blocks are grouped accordingly. The possible algorithms are similar to the algorithms used in solving linear programming problems for least-cost routing. In the case of execution sets, cost is associated with branching. Branching between basic blocks

contained in the same execution set incurs no penalty with respect to cache operations because it is assumed that the instructions for the basic blocks of an execution set are resident in the cache in the steady state Cost is then associated with branching between basic blocks of different execution sets, because the instructions of the basic blocks of a different execution set are assumed not to be in cache. Cache misses delay program execution while the retrieval and storage of the appropriate block from main memory to cache is made

There are several possible algorithms which can be used to assess and assign costs under the teaching of the present invention. One algorithm is the static branch cost approach. In accordance with this method, one begins by placing basic blocks into execution sets based 15 on block contiguity and a maximum allowable execution set size (this would be an implementation limit, such as maximum instruction cache size). The information about branching between basic blocks is known and is an output of the compiler Using this information, the 20 apparatus calculates the "cost" of the resulting grouping of basic blocks into execution sets based on the number of (static) branches between basic blocks in different execution sets. The apparatus can then use standard linear programming techniques to minimize 25 this cost function, thereby obtaining the "optimal" grouping of basic blocks into execution sets This algorithm has the advantage of ease of implementation; however, it ignores the actual dynamic branching patterns which occur during actual program execution.

Other algorithms could be used in accordance with the teachings of the present invention which provide a better estimation of actual dynamic branch patterns One example would be the collection of actual branch data from a program execution, and the resultant re- 35 grouping of the basic blocks using a weighted assignment of branch costs based on the actual inter-block branching Clearly, this approach is data dependent. Another approach would be to allow the programmer to specify branch probabilities, after which the 40 weighted cost assignment would be made This approach has the disadvantages of programmer intervention and programmer error Still other approaches would be based using parameters, such as limiting the number of basic blocks per execution set, and applying 45 heuristics to these parameters

The algorithms described above are not unique to the problem of creating execution sets. However, the use of execution sets as a means of optimizing instruction cache performance is novel. Like the novelty of pre-execution time assignment of processor resources, the pre-execution time grouping of basic blocks for maximizing cache performance is not found in prior art.

The final element required to support the execution sets is the hardware. As will be discussed subsequently, 55 this hardware includes storage to contain the current execution set starting and ending addresses and to contain the other execution set header data. The existence of execution sets and the associated header data structures are, in fact, transparent to the actual instruction 60 fetching from cache to the processor elements. The latter depends strictly upon the individual instruction and branch addresses. The execution set hardware operates independently of instruction fetching to control the movement of instruction words from main memory to 65 the instruction cache. This hardware is responsible for fetching basic blocks of instructions into the cache until either the entire execution set resides in cache or pro-

gram execution has reached a point that a branch has occurred to a basic block outside the execution set. At this point, since the target execution set is not resident in cache, the execution set hardware begins fetching the basic blocks belonging to the target execution set.

Referring to FIG. 13, the structure of the register set file 660 for context file zero (the structure being the same for each context file) has L + 1 levels of register sets with each register set containing n+1 separate registers. For example, n could equal 31 for a total of 32 registers. Likewise, the L could equal 15 for a total of 16 levels. Note that these registers are not shared between levels; that is, each level has a set of registers which is physically distinct from the registers of each other level.

Each level of registers corresponds to that group of registers available to a subroutine executing at a particular depth relative to the main program. For example, the set of registers at level zero can be available to the main program; the set of registers at level one can be available to a first level subroutine that is called directly from the main program; the set of registers at level two can be available to any subroutine (a second level subroutine) called directly by a first level subroutine; the set of registers at level three can be available to any subroutine called directly by a second level subroutine; and so on

As these sets of registers are independent, the maximum number of levels corresponds to the number of subroutines that can be nested before having to physically share any registers between subroutines, that is, before having to store the contents of any registers in main memory. The register sets, in their different levels, constitute a shared resource of the present invention and significantly saves system overhead during subroutine calls since only rarely do sets of registers need to be stored, for example in a stack, in memory.

Communication between different levels of subroutines takes place, in the preferred illustrated embodiment, by allowing each subroutine up to three possible levels from which to obtain a register: the current level, the previous (calling) level (if any) and the global (main program) level. The designation of which level of registers is to be accessed, that is, the level relative to the presently executing main program or subroutine, uses the static SCSM information attached to the instruction by the TOLL software This information designates a level relative to the instruction to be processed. This can be illustrated by a subroutine call for a SINE function that takes as its argument a value representing an angular measure and returns the trigonometric SINE of that measure The main program is set forth in Table 12; and the subroutine is set forth in Table 13

TABLE 12

i	IABLE 12			
	Main Program	Purpose		
	LOAD X. RI	Load X from memory into Reg R1 for parameter passing		
	CALL SINE	Subroutine Call - Returns result in Reg R2		
	LOAD R2 R3	Temporarily save results in Reg R3		
	LOAD Y R1	Load Y from memory into Reg R1 for parameter passing		
	CALL SINE	Subroutine Call Returns result in Reg R2		

TABLE 12-continued

Main Program	Purpose	
MULT R2. R.	3 R4 Multiply Sin (x) with Sin (y) and store result in Reg R4	
STORE R4, Z	Store final result in memory at Z	

The SINE subrouting is set forth in Table 13:

TABLE 13

-	Instruction	Subroutine	Purpose
	Ю	Load R1(L0), R2	Load Reg R2 level 1 with contents of Reg R1, level 0
•	Ip∗i	(Perform SINE), R7	Calculate SINE function and store result in Reg R7, level 1
	Ip	Load R7, R2(L0)	Load Reg R2, level 0 with contents of Reg R7, level 1

Hence, under the teachings of the present invention and with reference to FIG. 14, instruction I0 of the 25 subroutine loads register R2 of the current level (the subroutine's level or called level) with the contents of register R1 from the previous level (the calling routine or level). Note that the subroutine has a full set of registers with which to perform the processing independent of the register set of the calling routine. Upon completion of the subroutine call, instruction Ip causes register R7 of the current level to be stored in register R2 of the calling routine's level (which returns the results of the SINE routine back to the calling program's register 35 set).

As described in more detail in connection with FIG. 22, the transfer between the levels occurs through the use of the SCSM dynamically generated information which can contain the absolute value of the current 40 procedural level of the instruction (that is, the level of the called routine), the previous procedural level (that is, the level of the calling routine) and the context identifier The absolute dynamic SCSM level information is generated by the LRD from the relative (static) SCSM 45 information provided by the TOLL software The context identifier is only used when processing a number of programs in a multi-user system. The relative SCSM information is shown in Table 13 for register R1 (of the calling routine) as R1(L0) and for register R2 as R2(L0) 50 needed All registers of the current level have appended an implied (00) signifying the current procedural level

This method and structure described in connection with FIGS. 13 and 14 differ substantially from prior art approaches where physical sharing of the same registers 55 occurs between registers of a subroutine and its calling routine By thereby limiting the number of registers that are available for use by the subroutine, more system overhead for storing the registers in main memory is required See, for example, the MIPS approach as set 60 forth in "Reduced Instruction Set Computers" David A. Patterson, Communications of the ACM, January, 1985, Vol. 28, No. 1, Pgs. 8-21. In that reference, the first sixteen registers are local registers to be used solely by the subroutine, the next eight registers, registers 16 65 through 23, are shared between the calling routine and the subroutine, and final eight registers, registers 24 through 31 are shared between the global (or main)

28

program and the subroutine. Clearly, out of 32 registers that are accessible by the subroutine, only 16 are dedicated solely for use by the subroutine in the processing of its program. In the processing of complex subroutines, the limited number of registers that are dedicated solely to the subroutine may not (in general) be sufficient for the processing of the subroutine. Data shuffling (entailing the storing of intermediate data in memory) must then occur, resulting in significant overhead in the processing of the routine.

Under the teachings of the present invention, the relative transfers between the levels which are known to occur at compile time are specified by adding the requisite information to the register identifiers as shown in FIG 4 (the SCSM data), to appropriately map the instructions between the various levels Hence, a completely independent set of registers is available to the calling routine and to each level of subroutine The calling routine, in addition to accessing its own complete set of registers, can also gain direct access to a higher set of registers using the aforesaid static SCSM mapping code which is added to the instruction, as previously described. There is literally no reduction in the size of the register set available to a subroutine as specifically found in prior art approaches. Furthermore, the mapping code for the SCSM information can be a field of sufficient length to access any number of desired levels. For example, in one illustrated embodiment, a calling routine can access up to seven higher levels in addition to its own registers with a field of three bits The present invention is not to be limited to any particular number of levels nor to any particular number of registers within a level. Under the teachings of the present invention, the mapping shown in FIG. 14 is a logical mapping and not a conventional physical mapping. For example, three levels, such as the calling routine level, the called level, and the global level require three bit maps. The relative identification of the levels can be specified by a two bit word in the static SCSM, for example, the calling routine by (00), the subordinate level by (01), and the global level by (11). Thus, each user's program is analyzed and the static SCSM relative procedural level information, also designated a window code, is added to the instructions prior to the issuance of the user program to a specific LRD. Once the user is assigned to a specific LRD, the static SCSM level information is used to generate the LRD dependent and dynamic SCSM information which is added as it is

2 Detailed Description of the Hardware

As shown in FIG 6, the TDA system 600 of the present invention is composed of memory 610, logical resource drivers (LRD) 620, processor elements (PEs) 640, and shared context storage files 660. The following detailed description starts with the logical resource drivers since the TOLL software output is loaded into this hardware.

a. Logical Resource Drivers (LRDs)

The details of a particular logical resource driver (LRD) is set forth in FIG. 15 As shown in FIG. 6, each logical resource driver 620 is interconnected to the LRD-memory network 630 on one side and to the processor elements 640 through the PE-LRD network 650 on the other side. If the present invention were a SIMD machine, then only one LRD is provided and only one context file is provided. For MIMD capabilities, one

LRD and one context file is provided for each user so that, in the embodiment illustrated in FIG. 6, up to "n" users can be accommodated

The logical resource driver 620 is composed of a data cache section 1500 and an instruction selection section 5 1510 In the instruction selection section, the following components are interconnected. An instruction cache address translation unit (ATU) 1512 is interconnected to the LRD-memory network 630 over a bus 1514. The instruction cache ATU 1512 is further interconnected over a bus 1516 to an instruction cache control circuit 1518 The instruction cache control circuit 1518 is interconnected over lines 1520 to a series of cache partitions 1522a, 1522b, 1522c, and 1522d. Each of the cache partitions is respectively connected over busses 1524a, 1524b, 1524c, and 1524d to the LRD-memory network 630. Each cache partition circuit is further interconnected over lines 1536a, 1536b, 1536c, and 1536d to a processor instruction queue (PIQ) bus interface unit 1544 The PIO bus interface unit 1544 is connected over lines 1546 to a branch execution unit (BEU) 1548 which in turn is connected over lines 1550 to the PE-context file network 670. The PIQ bus interface unit 1544 is further connected over lines 1552a, 1552b, 1552c, and 1552d to a processor instruction queue (PIQ) buffer unit 1560 which in turn is connected over lines 1562a, 1562b, 1562c, and 1562d to a processor instruction queue (PIQ) processor assignment circuit 1570. The PIQ processor assignment circuit 1570 is in turn connected over lines 1572a, 1572b, 1572c, and 1572d to the PE-LRD network 650 and hence to the processor elements 640

On the data cache portion 1500, a data cache AIU 1580 is interconnected over bus 1582 to the LRD-mem-1584 to a data cache control circuit 1586 and over lines 1588 to a data cache interconnection network 1590. The data cache control 1586 is also interconnected to data cache partition circuits 1592a, 1592b, 1592c and 1592d over lines 1593. The data cache partition circuits, in 40 turn, are interconnected over lines 1594a, 1594b, 1594c. and 1594d to the LRD-memory network 630 Furthermore, the data cache partition circuits 1592 are interconnected over lines 1596a, 1596b, 1596c, and 1596d to the data cache interconnection network 1590. Finally, 45 the data cache interconnection network 1590 is interconnected over lines 1598a, 1598b, 1598c, and 1598d to the PE-LRD network 650 and hence to the processor

In operation, each logical resource driver (LRD) 620 50 has two sections, the data cache portion 1500 and the instruction selection portion 1510. The data cache portion 1500 acts as a high speed data buffer between the processor elements 640 and memory 610 Note that due to the number of memory requests that must be satisfied 55 per unit time, the data cache 1500 is interleaved All data requests made to memory by a processor element 640 are issued on the data cache interconnection network 1590 and intercepted by the data cache 1592. The requests are routed to the appropriate data cache 1592 60 by the data cache interconnection network 1590 using the context identifier that is part of the dynamic SCSM information attached by the LRD to each instruction that is executed by the processors The address of the desired datum determines in which cache partition the 65 datum resides. If the requested datum is present (that is, a data cache hit occurs), the datum is sent back to the requesting processor element 640

30

If the requested datum is not present in data cache, the address delivered to the cache 1592 is sent to the data cache ATU 1580 to be translated into a system address. The system address is then issued to memory In response, a block of data from memory (a cache line or block) is delivered into the cache partition circuits 1592 under control of data cache control 1586. The requested data, that is resident in this cache block, is then sent through the data cache interconnection network 1590 to the requesting processor element 640 It is to be expressly understood that this is only one possible design. The data cache portion is of conventional design and many possible implementations are realizable to one skilled in the art. As the data cache is of standard functionality and design, it will not be discussed further.

The instruction selection portion 1510 of the LRD has three major functions; instruction caching, instruction queueing and branch execution. The system function of the instruction cache portion of selection portion 1510 is typical of any instruction caching mechanism. It acts as a high speed instruction buffer between the processors and memory. However, the current invention presents methods and an apparatus configuration for realizing this function that are unique.

One purpose of the instruction portion 1510 is to receive execution sets from memory, place the sets into the caches 1522 and furnish the instructions within the sets, on an as needed basis, to the processor elements 640 As the system contains multiple, generally indepen-30 dent, processor elements 640, requests to the instruction cache are for a group of concurrently executable instructions Again, due to the number of requests that must be satisfied per unit time, the instruction cache is interleaved The group size ranges from none to the ory network 630 and is further interconnected over bus 35 number of processors available to the users. The groups are termed packets, although this does not necessarily imply that the instructions are stored in a contiguous manner. Instructions are fetched from the cache on the basis of their instruction firing time (IFT) The next instruction firing time register contains the firing time of the next packet of instructions to be fetched. This register may be loaded by the branch execution unit 1548 of the LRD as well as incremented by the cache control unit 1518 when an instruction fetch has been completed.

The next IFT register (NIFTR) is a storage register that is accessible from the context control unit 1518 and the branch execution unit 1548. Due to its simple functionality, it is not explicitly shown. Technically, it is a part of the instruction cache control unit 1518, and is further buried in the control unit 1660 (FIG. 16) The key point here is that the NIFTR is merely a storage register which can be incremented or loaded.

The instruction cache selection portion 1510 receives the instructions of an execution set from memory over bus 1524 and, in a round robin manner, places instructions word into each cache partitions, 1522a 1522b, 1522c and 1522d. In other words, the instructions in the execution set are directed so that the first instruction is delivered to cache partition 1522a, the second instruction to cache partition 1522b, the third instruction to cache partition 1522c, and the fourth instruction to cache partition 1522d. The fifth instruction is then directed to cache partition 1522a, and so on until all of the instructions in the execution set are delivered into the cache partition circuits

All the data delivered to the cache partitions are not necessarily stored in the cache. As will be discussed, the execution set header and trailer may not be stored. Each cache partition attaches a unique identifier (termed a tag) to all the information that is to be stored in that cache partition. The identifier is used to verify that information obtained from the cache is indeed the information desired.

When a packet of instructions is requested, each cache partition determines if the partition contains an instruction that is a member of the requested packet. If none of the partitions contain an instruction that is a member of the requested packet (that is, a miss occurs), 10 the execution set that contains the requested packet is requested from memory in a manner analogous to a data cache miss

If a hit occurs (that is, at least one of the partitions 1522 contains an instruction from the requested packet), 15 the partition(s) attach any appropriate dynamic SCSM information to the instruction(s). The dynamic SCSM information, which can be attached to each instruction, is important for multi-user applications. The dynamically attached SCSM information identifies the context 20 file (see FIG 6) assigned to a given user. Hence, under the teachings of the present invention, the system 600 is capable of delay free switching among many user context files without requiring a master processor or access to memory.

The instruction(s) are then delivered to the PIQ bus interface unit 1544 of the LRD 620 where it is routed to the appropriate PIQ buffers 1560 according to the logical processor number (LPN) contained in the extended intelligence that the TOLL software, in the illustrated embodiment, has attached to the instruction. The instructions in the PIQ buffer unit 1560 are buffered for assignment to the actual processor elements 640 The processor assignment is performed by the PIQ processor assignment unit 1570. The assignment of the physical processor elements is performed on the basis of the number of processor elements currently available and the number of instructions that are available to be assigned. These numbers are dynamic The selection process is set forth below.

The details of the instruction cache control 1518 and of each cache partition 1522 of FIG 15 are set forth in FIG. 16. In each cache partition circuit 1522, five circuits are utilized. The first circuit is the header route circuit 1600 which routes an individual word in the 45 header of the execution set over a path 1520b to the instruction cache context control unit 1660. The control of the header route circuit 1600 is effected over path 1520a by the header path select circuit 1602. The header path select circuit 1602 based upon the address received 50 over lines 1520b from the control unit 1660 selectively activates the required number of header routers 1600 in the cache partitions. For example, if the execution set has two header words, only the first two header route circuits 1600 are activated by the header path select 55 circuit 1602 and therefore two words of header information are delivered over bus 1520b to the control unit 1660 from the two activated header route circuits 1600 of cache partition circuits 1522a and 1522b (not shown). As mentioned, successive words in the execution set are 60 delivered to successive cache partition circuits 1522

For example, assume that the data of Table 1 represents an entire execution set and that appropriate header words appear at the beginning of the execution set. The instructions with the earliest instruction firing times 65 (IFTs) are listed first and for a given IFT, those instructions with the lowest logical processor number are listed first. The table reads:

32

	1	ABL.	E 14	
1		eader W eader W		
I		(T16)	(PEO)	
I.	1	(116)	(PE1)	
I	4	(II6)	(PE2)	
I.	2	(117)	(PE0)	
I:	5	(I17)	(PE1)	
· I	3	(T18)	(PE0)	

Hence, the example of Table 1 (that is, the matrix multiply inner loop), now has associated with it two header words and the extended information defining the firing time (IFT) and the logical processor number (LPN). As shown in Table 14, the instructions were reordered by the TOLL software according to the firing times. Hence, as the execution set shown in Table 14 is delivered through the LRD-memory network 630 from memory, the first word (Header Word 1) is routed by partition CACHE0 to the control unit 1660. The second word (Header Word 2) is routed by partition CACHE1 (FIG 15) to the control unit 1660. Instruction I0 is delivered to partition CACHE2, instruction I1 to partition CACHE3, instruction I2 to partition CACHE0, and so forth. As a result, the cache partitions 1522 now contain the instructions as shown in Table 15:

TABLE 15

Cache0	Cachel	Cache2	Cache3
	***	10	I1
14	12	15	I 3

It is important to clarify that the above example has only one basic block in the execution set (that is, it is a simplistic example) In actuality, an execution set would have a number of basic blocks.

The instructions are then delivered for storage into a cache random access memory (RAM) 1610 resident in each cache partition. Each instruction is delivered from the header router 1600 over a bus 1602 to the tag attacher circuit 1604 and then over a line 1606 into the RAM 1610. The tag attacher circuit 1604 is under control of a tag generation circuit 1612 and is interconnected therewith over a line 1520c. Cache RAM 1610 could be a conventional cache high speed RAM as found in conventional superminicomputers

The tag generation circuit 1612 provides a unique identification code (ID) for attachment to each instruction before storage of that instruction in the designated RAM 1610 The assigning of process identification tags to instructions stored in cache circuits is conventional and is done to prevent aliasing of the instructions "Cache Memories" by Alan J Smith, ACM Computing Surveys, Vol. 14, September, 1982 The tag comprises a sufficient amount of information to uniquely identify it from each other instruction and user. The illustrated instructions already include the IFT and LPN, so that subsequently, when instructions are retrieved for execution, they can be fetched based on their firing times. As shown in Table 16, below, each instruction containing the extended information and the hardware tag is stored, as shown, for the above example:

TABLE 16

CACHE0:	I4(T16)(PE2)(ID2)
CACHE1: CACHE2:	I2(T17)(PE0)(ID3) I0(T16)(PE0)(ID0)
CACHEZ.	I5(T17)(PE1)(ID4)
CACHE3:	11(116)(PE1)(ID1)

33 TABLE 16-continued

I3(T18)(PE0)(ID5)

As stated previously, the purpose of the cache partition 5 circuits 1522 is to provide a high speed buffer between the slow main memory 610 and the fast processor elements 640. Typically, the cache RAM 1610 is a high speed memory capable of being quickly accessed. If the RAM 1610 were a true associative memory, as can be 10 witnessed in Table 16, each RAM 1610 could be addressed based upon instruction firing times (IFTs) At the present time, such associative memories are not economically justifiable and an IFT to cache address translation circuit 1620 must be utilized. Such a circuit 15 is conventional in design and controls the addressing of each RAM 1610 over a bus 1520d. The purpose of circuit 1620 is to generate the RAM address of the desired instructions given the instruction firing time. Hence, for instruction firing time T16, CACHE0, CACHE2, and 20 the field CACHE3, as seen in Table 16, would produce instructions 14, 10, and 11 respectively

When the cache RAMs 1610 are addressed, those instructions associated with a specific fixing time are delivered over lines 1624 into a tag compare and privi- 25 lege check circuit 1630. The purpose f the tag compare and privilege check circuit 1630 is to compare the hardware tags (ID) to generated tags to verify that the proper instruction has been delivered. The reference tag is generated through a second tag generation circuit 30 1632 which is interconnected to the tag compare and privilege check circuit 1630 over a line 1520e. A privilege check is also performed on the delivered instruction to verify that the operation requested by the instruction is permitted given the privilege status of the 35 process (e.g., system program, application program, etc.). This is a conventional check performed by computer processors which support multiple levels of processing states. A hit/miss circuit 1640 determines which RAMs 1610 have delivered the proper instructions to 40 the PIQ bus interface unit 1544 in response to a specific instruction fetch request.

For example, and with reference back to Table 16, if the RAMs 1610 are addressed by circuit 1620 for instruction firing time T16, CACHE0, CACHE2, and 45 CACHE3 would respond with instructions thereby comprising a hit indication on those cache partitions. Cache 1 would not respond and that would constitute a miss indication and this would be determined by circuit 1640 over line 1520g. Thus, each instruction, for instruc- 50 tion firing time T16, is delivered over bus 1632 into the SCSM attacher 1650 wherein dynamic SCSM information, if any, is added to the instruction by an SCSM attacher hardware 1650. For example, hardware 1650 can replace the static SCSM procedural level informa- 55 tion (which is a relative value) with the actual procedural level values. The actual values are generated from a procedural level counter data and the static SCSM information.

When all of the instructions associated with an indi- 60 vidual firing time have been read from the RAM 1610, the hit and miss circuit 1640 over lines 1646 informs the instruction cache control unit 1660 of this information. The instruction cache context control unit 1660 contains the next instruction firing time register, a part of 65 the instruction cache control 1518 which increments the instruction firing time to the next value. Hence, in the example, upon the completion of reading all instructions

associated with instruction firing time T16, the instruction cache context control unit 1660 increments to the next firing time, T17, and delivers this information over lines 1664 to an access resolution circuit 1670, and over lines 1520f to the tag compare and privilege check circuit 1630. Also note that there may be firing times which have no valid instructions, possibly due to operational dependencies detected by the TOLL software In this case, no instructions would be fetched from the cache and transmitted to the PIQ interface.

The access resolution circuit 1670 coordinates which circuitry has access to the instruction cache RAMs 1610 Typically, these RAMs can satisfy only a single request at each clock cycle. Since there could be two requests to the RAMs at one time, an arbitration method must be implemented to determine which circuitry obtains access. This is a conventional issue in the design of cache memory, and the access resolution circuit resolves the priority question as is well known in

The present invention can and preferably does support several users simultaneously in both time and space. In previous prior art approaches (CDC, IBM, etc.), multi-user support was accomplished solely by timesharing the processor(s). In other words, the processors were shared in time. In this system, multi-user support is accomplished (in space) by assigning an LRD to each user that is given time on the processor elements. Thus, there is a spatial aspect to the sharing of the processor elements. The operating system of the machine deals with those users assigned to the same LRD in a timeshared manner, thereby adding the temporal dimension to the sharing of the processors

Multi-user support is accomplished by the multiple LRDs, the use of plural processor elements, and the multiple context files 660 supporting the register files and condition code storage. As several users may be executing in the processor elements at the same time, additional pieces of information must be attached to each instruction prior to its execution to uniquely identify the instruction source and any resources that it may use For example, a register identifier must contain the absolute value of the subroutine procedural level and the context identifier as well as the actual register number Memory addresses must also contain the LRD identifier from which the instruction was issued to be properly routed through the LRD-Memory interconnection network to the appropriate data cache

The additional and required information comprises two components, a static and a dynamic component; and the information is termed "shared context storage mapping" (SCSM). The static information results from the compiler output and the TOLL software gleans the information from the compiler generated instruction stream and attaches the register information to the instruction prior to its being received by an LRD.

The dynamic information is hardware attached to the instruction by the LRD prior to its issuance to the processors. This information is composed of the context/LRD identifier corresponding to the LRD issuing the instruction, the absolute value of the current procedural level of the instruction, the process identifier of the current instruction stream, and preferably the instruction status information that would normally be contained in the processors of a system having processors that are not context free. This later information would be composed of error masks, floating point format modes, rounding modes, and so on

In the operation of the circuitry in FIG. 16, one or more execution sets are delivered into the instruction cache circuitry. The header information for each set is delivered to one or more successive cache partitions and is routed to the context control unit 1660. The 5 instructions in the execution set are then individually, on a round robin basis, routed to each successive cache partition unit 1522. A hardware identification tag is attached to each instruction and the instruction is then stored in RAM 1610. As previously discussed, each 10 execution set is of sufficient length to minimize instruction cache defaults and the RAM 1610 is of sufficient size to store the execution sets. When the processor elements require the instructions, the number and cache locations of the valid instructions matching the appro- 15 priate IFTs are determined. The instructions stored in the RAM's 1610 are read out; the identification tags are verified; and the privilege status checked. The instructions are then delivered to the PIQ bus interface unit 1544. Each instruction that is delivered to the PIQ bus 20 interface unit 1544, as is set forth in Table 17, includes the identification tag (ID) and the hardware added SCSM information

	IABLE 17	
CACHE0:	I4(T16)(PE2)(ID2)(SCSM0)	
CACHE1:	I2(T17)(PE0)(ID3)(SCSM1)	
CACHE2:	I0(116)(PE0)(ID0)(SCSM2)	
0.1011	I5(I17)(PE1)(ID4)(SCSM3)	
CACHE3:	H(T16)(PE1)(ID1)(SCSM4)	
Gricials.	T2/T 10)(DE0)(ID5)(SCSM5)	

If an instruction is not stored in RAM 1610, a cache miss occurs and a new execution set containing the instruction is read from main memory over lines 1523.

In FIG. 17, the details of the PIQ bus interface unit 35 1544 and the PIQ buffer unit 1560 are set forth Referring to FIG. 17, the PIQ bus interface unit 1544 receives instructions as set forth in Table 17, above, over lines 1536. A search tag hardware 1702 has access to the value of the present instruction firing time over lines 40 1549 and searches the cache memories 1522 to determine the address(es) of those registers containing instructions having the correct firing times. The search tag hardware 1702 then makes available to the instruction cache control circuitry 1518 the addresses of those 45 memory locations for determination by the instruction cache control of which instructions to next select for delivery to the PIQ bus interface 1544.

These instructions access, in parallel, a two-dimensional array of bus interface units (BIU's) 1700. The bus 50 interface units 1700 are interconnected in a full access non-blocking network by means of connections 1710 and 1720, and connect over lines 1552 to the PIQ buffer unit 1560. Each bus interface unit (BIU) 1700 is a conventional address comparison circuit composed of: TI 55 74L 85 4 bit magnitude comparators, Texas Instruments Company, PO Box 225012, Dallas, Tex. 75265. In the matrix multiply example, for instruction firing time T16, CACHEO contains instruction I4 and CACHE3 (corresponding to CACHE n in FIG 17) contains instruction 60 II. The logical processor number assigned to instruction I4 is PE2. The logical processor number PE2 activates a select (SEL) signal of the bus interface unit 1700 for processor instruction queue 2 (this is the BIU3 corresponding to the CACHEO unit containing the instruc- 65 tion) In this example, only that BIU3 is activated and the remaining bus interface units 1700 for that BIU3 row and column are not activated Likewise, for CA-

36

CHE3 (CACHE n in FIG. 17), the corresponding BIU2 is activated for processor instruction QUEUE 1

The PIQ buffer unit 1560 is comprised of a number of processor instruction queues 1730 which store the instructions received from the PIQ bus interface unit 1544 in a first in-first out (FIFO) fashion as shown in Table 18.

	IABI	E 18	
PIQ0	PIQ1	PIQ2	PIQ3
10	I1	14	-
12	_	_	
13	_	_	

In addition to performing instruction queueing functions, the PIQ's 1730 also keep track of the execution status of each instruction that is issued to the processor elements 640. In an ideal system, instructions could be issued to the processor elements every clock cycle without worrying about whether or not the instructions have finished execution However, the processor elements 640 in the system may not be able to complete an instruction every clock cycle due to the occurrence of exceptional conditions, such as a data cache miss and so 25 on As a result, each PIQ 1730 tracks all instructions that it has issued to the processor elements 640 that are still in execution The primary result of this tracking is that the PIQ's 1730 perform the instruction clocking function for the LRD 620 In other words, the PIQ's 1730 determine when the next firing time register can be updated when executing straightline code. This in turn begins a new instruction fetch cycle

Instruction clocking is accomplished by having each PIQ 1730 form an instruction done signal that specifies that the instruction(s) issued by a given PIQ either have executed or, in the case of pipelined PE's, have proceeded to the next stage This is then combined with all other PIQ instruction done signals from this LRD and is used to gate the increment signal that increments the next firing time register. The "done" signals are delivered over lines 1564 to the instruction cache control

Referring to FIG. 18, the PIQ processor assignment circuit 1570 contains a two dimensional array of network interface units (NIU's) 1800 interconnected as a full access switch to the PE-LRD network 650 and then to the various processor elements 640. Each network interface unit (NIU) 1800 is comprised of the same circuitry as the bus interface units (BIU) 1700 of FIG. 17. In normal operation, the processor instruction queue #0 (PIQ0) can directly access processor element 0 by activating the NIU0 associated with the column corresponding to queue #0, the remaining network interface units NIU0, NIU1, NIU2, NIU3 of the PIQ processor alignment circuit for that column and row being deactivated Likewise, processor instruction queue #3 (PIQ3) normally accesses processor element 3 by activating the NIU3 of the column associated with queue #3, the remaining NIU0, NIU1, NIU2, and NIU3 of that column and row being deactivated. The activation of the network interface units 1800 is under the control of an instruction select and assignment unit 1810. Unit 1810 receives signals from the PIQ's 1730 within the LRD that the unit 1810 is a member of over lines 1811, from all other units 1810 (of other LRD's) over lines 1813, and from the processor elements 640 through the network 650 Each PIQ 1730 furnishes the unit 1810 with a signal that corresponds to "I have an instruction that is 37

ready to be assigned to a processor." The other PIQ buffer units furnish this unit 1810 and every other unit 1810 with a signal that corresponds to "My PIQ 1730 (#x) has an instruction ready to be assigned to a processor." Finally, the processor elements furnish each unit 5 1810 in the system with a signal that corresponds to "I can accept a new instruction."

The unit 1810 on an LRD transmits signals to the PIQs 1730 of its LRD over lines 1811, to the network interface units 1800 of its LRD over lines 1860 and to 10 the other units 1810 of the other LRDs in the system over lines 1813 The unit 1810 transmits a signal to each PIQ 1730 that corresponds to "Gate your instruction onto the PE-LRD interface bus (650)." The unit transmits a select signal to the network interface units 1800 15 Finally, the unit 1810 transmits a signal that corresponds to "I have used processor element #x" to each other unit 1810 in the system for each processor which it is using.

In addition, each unit 1810 in each LRD has associ- 20 ated with it a priority that corresponds to the priority of the LRD. This is used to order the LRDs into an ascending order from zero to the number of LRDs in the system. The method used for assigning the processor dered, many allocation schemes are possible (e.g., round robin, first come first served, time slice, etc.) However, these are implementation details and do not impact the functionality of this unit under the teachings of the present invention.

Consider the LRD with the current highest priority. This LRD gets all the processor elements that it requires and assigns the instructions that are ready to be executed to the available processor elements. If the processor elements are context free, the processor ele- 35 ments can be assigned in any manner whatsoever. Typically, however, assuming that all processors are functioning correctly, instructions from PIQ #0 are routed to processor element #0, provided of course, processor element #0 is available

The unit 1810 in the highest priority LRD then transmits this information to all other units 1810 in the system. Any processors left open are then utilized by the next highest priority LRD with instructions that can be executed This allocation continues until all processors 45 have been assigned. Hence, processors may be assigned on a priority basis in a daisy chained manner.

If a particular processor element, for example, element 1 has failed, the instruction selective assignment unit 1810 can deactivate that processor element by de- 50 activating all network instruction units NIU1. It can then, through hardware, reorder the processor elements so that, for example, processor element 2 receives all instructions logically assigned to processor element 1, processor element 3 is now assigned to receive all in- 55 structions logically assigned to processor 2, etc. Indeed, redundant processor elements and network interface units can be provided to the system to provide for a high degree of fault tolerance.

Clearly, this is but one possible implementation 60 Other methods are also realizable

b. Branch Execution Unit (BEU)

Referring to FIG. 19, the Branch Execution Unit (BEU) 1548 is the unit in the present invention responsible for the execution of all branch instructions which 65 occur at the end of each basic block. There is, in the illustrated embodiment, one BEU 1548 for each supported context and so, with reference to FIG. 6, "n"

supported contexts require "n" BEU's. The illustrated embodiment uses one BEU for each supported context because each BEU 1548 is of simple design and, there-

fore, the cost of sharing a BEU between plural contexts would be more expensive than allowing each context to

38

have its own BEU.

The BEU 1548 executes branches in a conventional manner with the exception that the branch instructions are executed outside the PE's 640. The BEU 1548 evaluates the branch condition and, when the target address is selected, generates and places this address directly into the next instruction fetch register. The target address generation is conventional for unconditional and conditional branches that are not procedure calls or returns. The target address can be (a) taken directly from the instruction, (b) an offset from the current contents of the next instruction fetch register, or (c) an offset of a general purpose register of the context regis-

A return branch from a subroutine is handled in a slightly different fashion. To understand the subroutine return branch, discussion of the subroutine call branch is required. When the branch is executed, a return address is created and stored. The return address is norelements is as follows. Given that the LRDs are or- 25 mally the address of the instruction following the subroutine call The return address can be stored in a stack in memory or in other storage local to the branch execution unit In addition, the execution of the subroutine call increments the procedural level counter.

The return from a subroutine branch is also an unconditional branch. However, rather than containing the target address within the instruction, this type of branch reads the previously stored return address from storage, decrements the procedural level counter, and loads the next instruction fetch register with the return address The remainder of the disclosure discusses the evaluation and execution of conditional branches. It should be noted the that techniques described also apply to unconditional branches, since these are, in effect, conditional branches in which the condition is always satisfied. Further, these same techniques also apply to the subroutine call and return branches, which perform the additional functions described above.

To speed up conditional branches, the determination of whether a conditional branch is taken or not, depends solely on the analysis of the appropriate set of condition codes. Under the teachings of the present invention, no evaluation of data is performed other than to manipulate the condition codes appropriately. In addition, an instruction, which generates a condition code that a branch will use, can transmit the code to BEU 1548 as well as to the condition code storage. This eliminates the conventional extra waiting time required for the code to become valid in the condition code storage prior to a BEU being able to fetch it

The present invention also makes extensive use of delayed branching to guarantee program correctness. When a branch has executed and its effects are being propagated in the system, all instructions that are within the procedural domain of the branch must either have been executed or be in the process of being executed, as discussed in connection with the example of Table 6 In other words, changing the next-instruction pointer (in response to the branch) takes place after the current firing time has been updated to point to the firing time that follows the last (temporally executed) instruction of the branch Hence, in the example of Table 6, instruction I5 at firing time T17 is delayed until the completion 39

of T18 which is the last firing time for this basic block. The instruction time for the next basic block is then

The functionality of the BEU 1548 can be described as a four-state state machine:

Stage 1: Instruction decode

- Operation decode
- Delay field decode
- Condition code access decode
- Stage 2: Condition code fetch/receive
- Stage 3: Branch operation evaluation

Stage 4: Next instruction fetch location and fixing time update

Along with determining the operation to be performed, the first stage also determines how long fetching can 15 continue to take place after receipt of the branch by the BEU, and how the BEU is to access the condition codes for a conditional branch, that is, are they received or fetched

Referring to FIG. 19, the branch instruction is deliv- 20 ered over bus 1546 from the PIQ bus interface unit 1544 into the instruction register 1900 of the BEU 1548. The fields of the instruction register 1900 are designated as: FETCH/ENABLE, CONDITION CODE AD-DRESS, OP CODE, DELAY FIELD, and TARGET 25 ADDRESS. The instruction register 1900 is connected over lines 1910a and 1910b to a condition code access unit 1920, over lines 1910c to an evaluation unit 1930, over lines 1910d to a delay unit 1940, and over lines 1910e to a next instruction interface 1950.

Once an instruction has been issued to BEU 1548 from the PIQ bus interface 1544, instruction fetching must be held up until the value in the delay field has been determined. This value is measured relative to the receipt of the branch by the BEU, that is stage 1 If 35 there are no instructions that may be overlapped with this branch, this field value is zero In this case, instruction fetching is held up until the outcome of the branch has been determined If this field is non-zero, instruction fetching may continue for a number of firing times 40 given by the value in this field.

The condition code access unit 1920 is connected to the register file - PE network 670 over lines 1550 and to the evaluation unit 1930 over lines 1922. During stage 2 operation, the condition code access decode unit 1920 45 determines whether or not the condition codes must be fetched by the instruction, or whether the instruction that determines the branch condition delivers them As there is only one instruction per basic block that will determine the conditional branch, there will never be 50 more than one condition code received by the BEU for a basic block. As a result, the actual timing of when the condition code is received is not important. If it comes earlier than the branch, no other codes will be received prior to the execution of the branch. If it comes later, 55 the branch will be waiting and the codes received will always be the right ones. Note that the condition code for the basic block can include plural codes received at the same or different times by the BEU

instruction interface 1950 over lines 1932. The next instruction interface 1950 is connected to the instruction cache control circuit 1518 over lines 1549 and to the delay unit 1940 over lines 1942; and the delay unit 1940 is also connected to the instruction cache control unit 65 rays such as those from LSI Logic Corporation, 1551 1518 over lines 1549

During the evaluation stage of operation, the condition codes are combined according to a Boolean func-

tion that represents the condition being tested In the final stage of operation, either fetching of the sequential instruction stream continues, if a conditional branch is not taken, or the next instruction pointer is loaded, if the branch is taken.

The impact of a branch in the instruction stream can be described as follows. Instructions, as discussed, are sent to their respective PIQ's 1730 by analysis of the resident logical processor number (LPN). Instruction 10 fetching can be continued until a branch is encountered, that is, until an instruction is delivered to the instruction register 1900 of the BEU 1548. At this point, in a conventional system without delayed branching, fetching would be stopped until the resolution of the branch instruction is complete. See, for example, "Branch Prediction Strategies and Branch Target Buffer Design", J. F K Lee & A J Smith, IEEE Computer Magazine, January, 1984

In the present system, which includes delayed branching, instructions must continue to be fetched until the next instruction fetched is the last instruction of the basic block to be executed. The time that the branch is executed is then the last time that fetching of an instruction can take place without a possibility of modifying the next instruction address Thus, the difference between when the branch is fetched and when the effects of the branch are actually felt corresponds to the number of additional firing time cycles during which fetching can be continued

The impact of this delay is that the BEU 1548 must have access to the next instruction firing time register of the cache controller 1518. Further, the BEU 1548 can control the initiation or disabling of the instruction fetch process performed by the instruction cache control unit 1518. These tasks are accomplished by signals over bus 1549

In operation the branch execution unit (BEU) 1548 functions as follows. The branch instruction, such as instruction I5 in the example above, is loaded into the instruction register 1900 from the PIQ bus interface unit 1544. The contents of the instruction register then control the further operation of BEU 1548 The FETCH-ENABLE field indicates whether or not the condition code access unit 1920 should retrieve the condition code located at the address stored in the CC-ADX field (called FETCH) or whether the condition code will be delivered by the generating instruction.

If a FETCH is requested, the unit 1920 accesses the register file-PE network 670 (see FIG. 6) to access the condition code storage 2000 which is shown in FIG. 20 Referring to FIG. 20, the condition code storage 2000, for each context file, is shown in the generalized case. A set of registers CCxy are provided for storing condition codes for procedural level y. Hence, the condition code storage 2000 is accessed and addressed by the unit 1920 to retrieve, pursuant to a FETCH request, the necessary condition code The actual condition code and an indication that the condition code is received by the unit 1920 is delivered over lines 1922 to the evaluation unit The evaluation unit 1930 is connected to the next 60 1930. The OPCODE field, delivered to the evaluation unit 1930, in conjunction with the received condition code, functions to deliver a branch taken signal over line 1932 to the next instruction interface 1950. The evaluation unit 1930 is comprised of standard gate ar-McCarthy Blvd, Milpitas, Calif. 95035

The evaluation unit 1930 accepts the condition code set that determines whether or not the conditional branch is taken, and under control of the OPCODE field, combines the set in a Boolean function to generate the conditional branch taken signal

The next instruction interface 1950 receives the branch target address from the TARGET-ADX field of 5 the instruction register 1900 and the branch taken signal over line 1932. However, the interface 1950 cannot operate until an enable signal is received from the delay unit 1940 over lines 1942.

The delay unit 1940 determines the amount of time 10 that instruction fetching can be continued after the receipt of a branch instruction by the BEU. Previously, it has been described that when a branch instruction is received by the BEU, instruction fetching continues for one more cycle and then stops. The instruction fetched 15 during this cycle is held up from passing through PIQ bus interface unit 1544 until the length of the delay field has been determined. For example, if the delay field is zero (implying that the branch is to be executed immediately), these instructions must still be withheld from 20 the PIO bus buffer unit until it is determined whether or not these are the right instructions to be fetched. If the delay field is non-zero, the instructions would be gated into the PIQ buffer unit as soon as the delay value was obtained from DELAY field of the instruction register 1900. The delay unit receives the delay length from register 1900 and clock impulses from the context control 1518 over lines 1549 The delay unit 1940 decrements the value of the delay at each clock pulse; and 30 when fully decremented, the interface unit 1950 be-

Hence, in the discussion of Table 6, instruction I5 is assigned a firing time T17 but is delayed until firing time T18 During the delay time, the interface 1950 signals 35 the instruction cache control 1518 over line 1549 to continue to fetch instructions to finish the current basic block When enabled, the interface unit 1950 delivers the next address (that is, the branch execution address) for the next basic block into the instruction cache con- 40 trol 1518 over lines 1549.

In summary and for the example on Table 6, the branch instruction I5 is loaded into the instruction register 1900 during time T17 However, a delay of one firing time (DELAY) is also loaded into the instruction 45 register 1900 as the branch instruction cannot be executed until the last instruction I3 is processed during time T18 Hence, even though the instruction I5 is loaded in register 1900, the branch address for the next basic block, which is contained in the TARGET AD- 50 DRESS, does not become effective until the completion of time T18 In the meantime, the next instruction interface 1950 issues instructions to the cache control 1518 to continue processing the stream of instructions in the basic block. Upon the expiration of the delay, the inter- 55 face 1950 is enabled, and the branch is executed by delivering the address of the next basic block to the instruction cache control 1518.

Note that the delay field is used to guarantee the execution of all instructions in the basic block governed 60 by this branch in single cycle context free PE's. A small complexity is encountered when the PE's are pipelined In this case, there exist data dependencies between the instructions from the basic block just executed, and the instructions from the basic block to be executed The 65 TOLL software can analyze these dependencies when the next basic block is only targeted by the branch from this basic block. If the next basic block is targeted by

42

more than one branch, the TOLL software cannot resolve the various branch possibilities and lets the pipelines drain, so that no data dependencies are violated One mechanism for allowing the pipelines to drain is to insert NO-OP (no operation) instructions into the instruction stream. An alternate method provides an extra field in the branch instruction which inhibits the delivery of new instructions to the processor elements for a time determined by the data in the extra field

c. Processor Elements (PE)

So far in the discussions pertaining to the matrix multiply example, a single cycle processor element has been assumed. In other words, an instruction is issued to the processor element and the processor element completely executes the instruction before proceeding to the next instruction. However, greater performance can be obtained by employing pipelined processor elements Accordingly, the tasks performed by the TOLL software change slightly. In particular, the assignment of the processor elements is more complex than is shown in the previous example; and the hazards that characterize a pipeline processor must be handled by the TOLL software. The hazards that are present in any pipelined processor manifest themselves as a more sophisticated determined to be non-zero. The length of the delay is 25 set of data dependencies. This can be encoded into the TOLL software by one practiced in the art See for example, T K R Gross, Stanford University, 1983, "Code Optimization of Pipeline Constraints", Doctorate Dissertation Thesis

The assignment of the processors is dependent on the implementation of the pipelines and again, can be performed by one practiced in the art. A key parameter is determining how data is exchanged between the pipelines. For example, assume that each pipeline contains feedback paths between its stages. In addition, assume that the pipelines can exchange results only through the register sets 660 Instructions would be assigned to the pipelines by determining sets of dependent instructions that are contained in the instruction stream and then assigning each specific set to a specific pipeline This minimizes the amount of communication that must take place between the pipelines (via the register set), and hence speeds up the execution time of the program. The use of the logical processor number guarantees that the instructions will execute on the same pipeline

Alternatively, if there are paths available to exchange data between the pipelines, dependent instructions may be distributed across several pipeline processors instead of being assigned to a single pipeline. Again, the use of multiple pipelines and the interconnection network between them that allows the sharing of intermediate results manifests itself as a more sophisticated set of data dependencies imposed on the instruction stream. Clearly, the extension of the teachings of this invention to a pipelined system is within the skill of one practiced in the art

Importantly, the additional data (chaining) paths do not change the fundamental context free nature of the processor elements of the present invention. That is, at any given time (for example, the completion of any given instruction cycle), the entire process state associated with a given program (that is, context) is captured completely external to the processor elements. Data chaining results merely in a transitory replication of some of the data generated within the processor elements during a specific instruction clock cycle.

Referring to FIG 21, a particular processor element 640 has a four-stage pipeline processor element. All processor elements 640 according to the illustrated embodiment are identical It is to be expressly understood, that any prior art type of processor element such as a micro-processor or other pipeline architecture could not be used under the teachings of the present 5 invention, because such processors retain substantial state information of the program they are processing However, such a processor could be programmed with software to emulate or simulate the type of processor necessary for the present invention.

The design of the processor element is determined by the instruction set architecture generated by the TOLL software and, therefore, from a conceptual viewpoint, is the most implementation dependent portion of this invention. In the illustrated embodiment shown in FIG. 21, each processor element pipeline operates autonomously of the other processor elements in the system. Each processor element is homogeneous and is capable, by itself, of executing all computational and data memory accessing instructions. In making computational executions, transfers are from register to register and for memory interface instructions, the transfers are from memory to registers or from registers to memory

Referring to FIG. 21, the four-stage pipeline for the processor element 640 of the illustrated embodiment includes four discrete instruction registers 2100, 2110, 2120, and 2130 Each processor element also includes four stages: stage 1, 2140; stage 2, 2150; stage 3, 2160, and stage 4, 2170. The first instruction register 2100 is connected through the network 650 to the PIQ processor assignment circuit 1570 and receives that information over bus 2102. The instruction register 2100 then controls the operation of stage 1 which includes the fetch and register 1 fetch. The first stage 2140 is interconnected to the instruction register over lines 2104 and to the second instruction register 2110 over lines 2142 The first stage 2140 is also connected over a bus 2144 to fetch of stage 1 are connected over lines 2146 and 2148, respectively, to network 670 for access to the register file 660

The second instruction register 2110 is further interconnected to the third instruction register 2120 over 45 lines 2112 and to the second stage 2150 over lines 2114. The second stage 2150 is also connected over a bus 2152 to the third stage 2160 and further has the memory write (MEM WRITE) register fetch hardware interconnected over lines 2154 to network 670 for access to 50 the register file 660 and its condition code (CC) hardware connected over lines 2156 through network 670 to the condition code storage of context file 660.

The third instruction register 2120 is interconnected and is also connected over lines 2124 to the third stage 2160 The third stage 2160 is connected over a bus 2162 to the fourth stage 2170 and is further interconnected over lines 2164 through network 650 to the data cache interconnection network 1590.

Finally, the fourth instruction register 2130 is interconnected over lines 2132 to the fourth stage, and the fourth stage has its store hardware (STORE) output connected over lines 2172 and its effective address update (EFF. ADD.) hardware circuit connected over 65 lines 2174 to network 670 for access to the register file 660. In addition, the fourth stage has its condition code store (CC STORE) hardware connected over lines 2176

44

through network 670 to the condition code storage of context file 660

The operation of the four-stage pipeline shown in FIG. 21 will now be discussed with respect to the example of Table 1 and the information contained in Table 19 which describes the operation of the processor element for each instruction

TABLE 19

		IADLE 17
10		Instruction IO, (I1):
IU	Stage 1	Fetch Reg to form Mem-adx
	Stage 2	Form Mem-adx
	Stage 3	Perform Memory Read
	Stage 4	Store R0, (R1)
	J	Instruction 12:
15	Stage 1	Fetch Reg R0 and R1
13	Stage 2	No-Op
	Stage 3	Perform multiply
	Stage 4	Store R2 and CC
	~	Instruction I3:
	Stage 1	Fetch Reg R2 and R3
20	Stage 2	No-Op
20	Stage 3	Perform addition
	Stage 4	Store R3 and CC
	· -	Instruction I4:
	Stage 1	Fetch Reg R4
	Stage 2	No-Op
25	Stage 3	Perform decrement
ديد	Stage 4	Store R4 and CC

For instructions I0 and I1, the performance by the processor element 640 in FIG. 21 is the same except in stage 4. The first stage is to fetch the memory address from the register which contains the address in the register file. Hence, stage 1 interconnects circuitry 2140 over lines 2146 through network 670 to that register and downloads it into register 0 from the interface of stage hardware functions of instruction decode and register 0 35 1. Next, the address is delivered over bus 2144 to stage 2, and the memory write hardware forms the memory address The memory address is then delivered over bus 2152 to the third stage which reads memory over 2164 through network 650 to the data cache interconnection the second stage 2150. Register 0 fetch and register 1 40 network 1590. The results of the read operation are then stored and delivered to stage 4 for storage in register R0 Stage 4 delivers the data over lines 2172 through network 670 to register R0 in the register file. The same operation takes place for instruction I1 except that the results are stored in register 1. Hence, the four stages of the pipeline (Fetch, Form Memory Address, Perform Memory Read, and Store The Results) flow data through the pipe in the manner discussed, and when instruction 10 has passed through stage 1, the first stage of instruction I1 commences. This overlapping or pipelining is conventional in the art

Instruction 12 fetches the information stored in registers R0 and R1 in the register file 660 and delivers them into registers REG0 and REG1 of stage 1. The contents over lines 2122 to the fourth instruction register 2130 55 are delivered over bus 2144 through stage 2 as a no operation and then over bus 2152 into stage 3. A multiply occurs with the contents of the two registers, the results are delivered over bus 2162 into stage 4 which then stores the results over lines 2172 through network 670 into register R2 of the register file $660~\bar{\rm In}$ addition, the condition code data is stored over lines 2176 in the condition code storage of context files 660

Instruction I3 performs the addition of the data in registers R2 and R3 in the same fashion, to store the results, at stage 4, in register R3 and to update the condition code data for that instruction Finally, instruction I4 operates in the same fashion except that stage 3 performs a decrement of the contents of register R4.

Hence, according to the example of Table I, the instructions for PEO, would be delivered from the PIQO in the following order: IO, I2, and I3. These instructions would be sent through the PEO pipeline stages (S1, S2, S3, and S4), based the upon the instruction firing times 5 (T16, T17, and T18), as follows:

TABLE 20 T21 PΕ T16 T17 T18 T19 T20 Inst 53 **S4** SI S2 PE0: 10 S1 52 S3 54 12 \$4 13 S2 **S**3 \$1

S3

S3

S2

S2

51

SI

PE1:

PE2:

11

14

S4 S4

The schedule illustrated in Table 20 is not however possible unless data chaining is introduced within the pipeline processor (intraprocessor data chaining) as well as between pipeline processors (interprocessor data chaining). The requirement for data chaining occurs 20 because an instruction no longer completely executes within a single time cycle illustrated by, for example, instruction firing time T16 Thus, for a pipeline processor, the TOLL software must recognize that the results of the store which occurs at stage 4 (T19) of instructions 25 10 and 11 are needed to perform the multiply at stage 3 (T19) of instruction 12, and that fetching of those operands normally takes place at stage 1 (T17) of instruction 12 Accordingly, in the normal operation of the pipeline, for processors PE0 and PE1, the operand data from 30 registers R0 and R1 is not available until the end of firing time T18 while it is needed by stage 1 of instruction I2 at time T17

To operate according to the schedule illustrated in Table 20, additional data (chaining) paths must be made 35 available to the processors, paths which exist both internal to the processors and between processors. These paths, well known to those practiced in the art, are the data chaining paths. They are represented, in FIG. 21, as dashed lines 2180 and 2182 Accordingly, therefore, 40 the resolution of data dependencies between instructions and all scheduling of processor resources which are performed by the TOLL software prior to program execution, take into account the availability of data chaining when needed to make available data directly 45 from the output, for example, of one stage of the same processor or a stage of a different processor. This data chaining capability is well known to those practiced in the art and can be implemented easily in the TOLL software analysis by recognizing each stage of the pipe- 50 line processor as being, in effect, a separate processor having resource requirements and certain dependencies, that is, that an instruction when started through a pipeline will preferably continue in that same pipeline through all of its processing stages. With this in mind, 55 the speed up in processing can be observed in Table 20 where the three machine cycle times for the basic block are completed in a time of only six pipeline cycles. It should be borne in mind that the cycle time for a pipeline is approximately one-fourth the cycle time for the 60 non-pipeline processor in the illustrated embodiment of the invention.

The pipeline of FIG. 21 is composed of four equal (temporal) length stages. The first stage 2140 performs the instruction decode, determines what registers to 65 fetch and store, and performs up to two source register fetches which can be required for the execution of the instruction.

46

The second stage 2150 is used by the computational instructions for the condition code fetch if required. It is also the effective address generation stage for the memory interface instructions

The effective address operations that are supported in the preferred embodiment of the invention are:

1. Absolute address

The full memory address is contained in the instruction

2. Register indirect

The full memory address is contained in a register

3. Register indexed/based

The full memory address is formed by combining the designated registers and immediate data

- a. Rn op K.
- b. Rn op Rm
- c Rn op K op Rm
- d Rn op Rm op K

where "op" can be addition (+), subtraction (-), or multiplication (*) and "K" is a constant

As an example, the addressing constructs presented in the matrix multiply inner loop example are formed from case 3-a where the constant "K" is the length of a data element within the array and the operation is addition

At a conceptual level, the effective addressing portion of a memory access instruction is composed of three basic functions; the designation and procurement of the registers and immediate data needed for the calculation, the combination of these operands in order to form the desired address, and if necessary, updating of any one of the registers involved. This functionality is common in the prior art and is illustrated by the autoincrement and autodecrement mode of addressing available in the DEC processor architecture. See, for example, DEC VAX Architecture Handbook.

Aside from the obvious hardware support required, the effective addressing is supported by the TOLL software, and impacts the TOLL software by adding functionality to the memory accessing instructions. In other words, an effective address memory access can be interpreted as a concatenation of to operations, the first being the effective address calculation and the second being the actual memory access. This functionality can be easily encoded into the TOLL software by one skilled in the art in much the same manner as an add, subtract or multiply instruction would be

The described effective addressing constructs are to be interpreted as but one possible embodiment of a memory accessing system. There are a plethora of other methods and modes for generating a memory address that are known to those skilled in the art. In other words, the effective addressing constructs described above are for design completeness only, and are not to be construed as a key element in the design of the system.

Referring to FIG. 22, various structures of data or data fields within the pipeline processor element of FIG. 21 are illustrated for a system which is a multi-user system in both time and space. As a result, across the multiple pipelines, instructions from different users may be executing, each with its own processor state. As the processor state is not typically associated with the processor element, the instruction must carry along the identifiers that specify this state. This processor state is supported by the LRD, register file and condition code file assigned to the user.

A sufficient amount of information must be associated with each instruction so that each memory access, condition code access or register access can uniquely identify the target of the access. In the case of the registers and condition codes, this additional information constitutes the absolute value of the procedural level (PL) and context identifiers (CI) and is attached to the instruction by the SCSM attachment unit 1650. This is illustrated in FIGS. 22a, 22b, and 22c respectively. The context identifier portion is used to determine which register or to condition code plane (FIG. 6) is being accessed. The procedural level is used to determine which procedural level of registers (FIG. 13) is to be accessed.

Memory accesses also require that the LRD that supports the current user be identified so that the appropriate data cache can be accessed. This is accomplished through the context identifier. The data cache access further requires that a process identifier (PID) for the current user be available to verify that the data present in the cache is indeed the data desired. Thus, an address 20 issued to the data cache takes the form of FIG. 22d. The miscellaneous field is composed of additional information describing the access, for example, read or write, user or system, etc

Finally, due to the fact that there can be several users 25 executing across the pipelines during a single time interval, information that controls the execution of the instructions, and which would normally be stored within the pipeline, must be associated with each instruction instead. This information is reflected in the ISW field of an instruction word as illustrated in FIG. 22a. The information in this field is composed of control fields like error masks, floating point format descriptors, rounding mode descriptors, etc. Each instruction would have this field attached, but, obviously, may not require all the information. This information is used by the ALU stage 2160 of the processor element.

This instruction information relating to the ISW field, as well as the procedural level, context identification and process identifier, are attached dynamically by the 40 SCSM attacher (1650) as the instruction is issued from the instruction cache

Although the system of the present invention has been specifically set forth in the above disclosure, it is to be understood that modifications and variations can be 45 made thereto which would still fall within the scope and coverage of the following claims

We claim:

- 1 A parallel processor system for processing natural concurrencies in streams of low level instructions contained in a plurality of programs in said system, each of said streams having a plurality of single entry-single exit (SESE) basic blocks (BBs), said system comprising:
 - means (160) for statically adding intelligence to each instruction in each of said plurality of basic blocks 55 for each said program, said added intelligence at least having a logical processor number (LPN) and an instruction firing time (IFT),
 - a plurality of context files (660), each of said context files being assigned to one of said plurality of programs for processing one of said programs, each of said context files having at least a plurality of registers and condition code storage for containing processing status information,
 - a plurality of logical resource drivers (LRDs), each 65 logical resource driver being assigned to one of said plurality of context files, each of said logical resource drivers being receptive of said basic

48

blocks corresponding to the program instruction stream of said assigned program from said adding means, each of said logical resource drivers comprising:

(a) a plurality of queues (1730), and

- (b) means operative on said plurality of said basic blocks containing said intelligence from said adding means for delivering said instructions in each said basic block into said plurality of queues based on said logical processor number, said instructions in each said queue being entered according to said instruction firing time wherein the earliest instruction firing time is entered first,
- a plurality of individual processor elements (PEs), each of said processor elements being free of any context information,
- means (650) connecting said plurality of processor elements to said plurality of logical resource drivers for transferring said instruction with the earliest instruction firing time, first in said queues, from each of said logical resource drivers, in a predetermined order, to individually assigned processor elements, each said processor element having means for processing said transferred instruction,
- first means (670) for connecting each of said processor elements with any one of said plurality of context files, each of said processor elements having means for accessing any of a plurality of registers and condition code storage in a program's context file during the processing of the program's instruction

a plurality of memory locations (610), and

- second means including said logical resource drivers for connecting each of said processor elements with any one of said plurality of memory locations, each said processor element having means for accessing said memory locations during said processing of each said instruction.
- 2 A parallel processor system for processing natural concurrence in streams of low level instructions contained in a plurality of programs in said system, each of said streams having a plurality of single entry-single exit (SESE) basic blocks (BBs), said system comprising
 - means (160) for statically adding intelligence to each instruction in each of said plurality of basic blocks for each of said programs, said added intelligence representing at least a logical processor number (LPN) and an instruction firing time (IFT),
 - a plurality of context files (660), each of said context files being assigned to one of said plurality of programs for processing one of said programs, each of said context files having at least a plurality of registers and a condition code storage for containing processing status information,
 - a plurality of logical resource drivers (LRDs), each logical resource driver being assigned to one of said plurality of context files, each of said logical resource drivers being receptive of said basic blocks corresponding to the program instruction stream of said assigned program from said adding means, each of said logical resource drivers comprising:

(a) a plurality of queues (1730), and

(b) means operative on said plurality of said basic blocks containing said intelligence from said adding means for delivering said instructions in each said basic block into said plurality of queues based on said logical processor number, said

50 file during said processing of the program's instruca plurality of memory locations (610), and

instructions in each said queue being entered according to said instruction firing time wherein the earliest instruction firing time is entered first, a plurality of context free individual processor ele-

ments (PEs),

means (650) connecting said plurality of processor elements to said plurality of logical resource drivers for transferring said instructions from each of said logical resource drivers, in a predetermined order, to individually assigned processor elements, 10 each said processor element having means for processing said transferred instruction,

first means (670) for connecting each of said processor elements with any one of said plurality of context files, each of said processor elements having 15 means for accessing any of a plurality of registers and condition code storages in a program's context file during said processing of the program's instruc-

20 a plurality of memory locations (610), and second means including said logical resource drivers for connecting each of said processor elements with any one of said plurality of memory locations, each said processor element having means for ac- 25 cessing said memory locations during said processing of each said instruction.

3. A parallel processor system for processing natural concurrencies in streams of low level instructions contained in a plurality of programs in said system, each of said streams having a plurality of single entry-single exit (SESE) basic blocks (BBs), said system comprising:

means (160) for statically adding intelligence to each instruction in each of said plurality of basic blocks for each of said programs, said added intelligence 35 representing at least a logical processor number (LPN) and an instruction firing time (IFT),

a plurality of context files (660), each of said context files being assigned to one of said plurality of programs for processing one of said programs, each of 40 said context files having a plurality of registers and a condition code storage for containing processing status information,

- a plurality of logical resource drivers (LRDs), each logical resource driver being assigned to one of 45 said plurality of context files, each of said logical resource drivers being receptive of said basic blocks corresponding to the program instruction stream of said assigned program from said adding means for storing said instructions, and fetching, in 50 order of said instruction firing time, said instructions in each basic block, and delivering said instructions according to the logical processor number for each instruction,
- a plurality of individual context free processor ele- 55 ments (PEs),
- means (650) connecting said plurality of processor elements to said plurality of logical resource drivers for transferring said instructions from each of said logical resource drivers, in a predetermined 60 order, to individually assigned processor elements, each said processor element having means for processing said transferred instruction,
- first means (670) for connecting each of said processor elements with any one of said plurality of con- 65 text files, each of said processor elements having means for accessing any of a plurality of registers and condition code storage in a program's context

second means including said logical resource drivers for connecting each of said processor elements

with any one of said plurality of memory locations, each said processor element having means for accessing said memory locations during said process-

ing of each said instruction

4 The parallel processor system according to claims

1, 2, or 3 in which:

said adding means further has means for statically adding shared context storage mapping (S-SCSM) information to said instructions, said statically added shared context storage information containing level information for each said instruction in order to identify the different program levels contained within each said program,

said context files having a different set of registers for

each said program level,

said logical resource drivers dynamically adding shared context storage mapping information to said instructions in response to said statically added information for identifying subroutine levels of the program,

said dynamically added shared context storage mapping information corresponding to said sets of reg-

isters, and

said processor elements further having means for processing its instructions using sets of registers identified by said dynamically added shared context storage mapping information

5. The parallel processor system according to claim 1,

2, or 3 in which:

each of said logical resource drivers further comprises means for dynamically adding shared context storage mapping (D-SCSM) information to each said instruction, said dynamically added shared context storage information containing the identity of the context file assigned to the program contained within each said logical resource driver,

each of said context files being assigned to one of said logical resource drivers, each said context file being identified by said dynamically added shared context storage mapping information, and

said processor elements further having means for processing each of its instructions in the context file identified by said dynamically added shared context storage mapping information.

6. A parallel processor system for processing natural concurrencies in streams of low level instructions contained in a plurality of programs in said system, each of said streams having a plurality of single entry-single exit (SESE) basic blocks (BBs), said system comprising:

means (160) for adding intelligence to each instruction in each of said plurality of basic blocks, said added intelligence representing at least a logical processor number (LPN) and an instruction firing time (IFT).

a plurality of context files (660), each of said context files being assigned to one of said plurality of programs, each of said context files having a plurality

of register resources,

a plurality of logical resource drivers (LRDs), each logical resource driver being assigned to one of said plurality of context files, each of said logical resource drivers being receptive of said basic blocks corresponding to the instruction stream of

52

said assigned program from said adding means for storing said instructions in each basic block according to the logical processor number for each instruction.

a plurality of individual context free processor ele- 5 ments (PEs),

means (650) connecting said plurality of processor elements to said plurality of logical resource drivers for transferring said instructions from each of said logical resource drivers, in a predetermined 10 order according to the instruction firing time, to individually assigned processor elements, each said processor element having means for processing said transferred instruction,

first means (670) for connecting each of said proces- 15 sor elements with any one of said plurality of context files, each said processor element having means for accessing said resources in a program's context file during said processing of the program's instruction.

a plurality of memory locations (610), and

second means including said logical resource drivers for connecting each of said processor elements with any one of said plurality of memory locations, each said processor element having means for accessing said memory locations during said processing of each said instruction.

7. A parallel processor system for processing natural concurrencies in streams of low level instructions contained in a plurality of programs in said system, each of said streams having a plurality of single entry-single exit (SESE) basic blocks (BBs), said system comprising:

means (160) for adding intelligence to each instruction in each of said plurality of basic blocks,

a plurality of context files (660), each of said context files being assigned to at least one of said plurality of programs each of said context files having a plurality of register resources,

a plurality of logical resource drivers (LRDs) with 40 each logical resource driver being assigned to one of said plurality of context files, each of said logical resource drivers being receptive of said basic blocks corresponding to the program instruction stream of said at least one assigned program from 45 said adding means for storing said instructions in each basic block,

a plurality of individual processor elements (PEs), means (650) connecting said plurality of processor elements to said plurality of logical resource driv- 50 ers for transferring said instructions from each of said logical resource driver to individually assigned processor elements in accordance with said added intelligence added to the instructions,

first means (670) for connecting each of said proces- 55 sor elements to any one of said plurality of context files, each said processor element having means for accessing any resource in a program's context file during said processing of the program's instruction, a plurality of memory locations (610), and

second means including said logical resource drivers for connecting each of said processor elements with any one of said plurality of memory locations, each said processor element having means for accessing said memory locations during said process- 65 ing of each said instruction

8. The parallel processor system according to claims 6 or 7 in which:

said adding means further has means for adding to each said instruction, information containing level information for each said instruction for identifying different program levels contained within each said program,

said context files have a different set of register resources for each said program level,

each said set of resources is identified by said added information, and

said processor elements further have means for processing each of its instructions in a set of register resources identified by said added information

9 The parallel processor system according to claims 6 or 7 in which

each of said logical resource drivers further comprises means for adding information to each said instruction, said added information containing the identity of the context file assigned to the programs contained within each said logical resource driver,

each of said context files is assigned to one of said logical resource drivers, each said context file being identified by said added information, and

said processor elements further have means for processing each of its instructions using the context file identified by said added information.

10 A parallel processor system for processing natural concurrencies in streams of low level instructions contained in a plurality of programs in said system, at least one of said programs having a plurality of different program levels, each of said streams having a plurality of single entry-single exit (SESE) basic blocks (BBs), said system comprising:

means for adding intelligence to each instruction in each of said plurality of basic blocks, said added intelligence containing program level information for each said instruction to identify the different program levels contained within each said program.

a plurality of context files (660), each of said context files being assigned at least one of said plurality of programs, each of said context files having a plurality of register resources with a different set of register resources for each said program level, each said set of resources being identified by said added intelligence.

a plurality of logical resource drivers (LRDs), each logical resource driver being assigned to one of said plurality of context files, each of said logical resource drivers being receptive of said basic blocks corresponding to the program instruction stream of said at least one assigned program from said adding means for storing said instructions of each basic block of the assigned program instruction stream, each of said logical resource drivers further having means for adding information to each said instruction, said added information containing the identity of the context file assigned to the programs contained within each said logical resource driver,

a plurality of individual processor elements (PEs), means (650) connecting said plurality of processor elements to said plurality of logical resource drivers for transferring said instructions from each of said logical resource drivers to individually assigned processor elements,

first means (670) for connecting each of said processor elements to any one of said plurality of context files, each said processor element having means for

accessing a set of resources, as identified by said added intelligence, in a program's context file as identified by said added information, during said processing of the program's instruction,

a plurality of memory locations (610), and

second means including said logical resource drivers for connecting each of said processor elements with any one of said plurality of memory locations, each said processor element having means for accessing said memory locations during said process- 10 ing of each said instruction.

11 A parallel processor system for processing natural concurrencies in streams of low level instructions contained in a program, each of said streams having a plurality of single entry-single exit (SESE) basic blocks 15

(BBs), said system comprising:

means (160) for statically adding intelligence to each instruction in each of said plurality of basic blocks, said added intelligence representing at least a logical processor number (LPN) and an instruction 20 firing time (IFT) for the instructions,

a logical resource driver (LRD) receptive of said basic blocks corresponding to the program instruction stream from said adding means for storing said instructions and said logical resource driver further 25 having means for fetching, in order of said instruction firing time, said instructions in each basic block, and delivering said instructions according to

the logical processor number for each instruction, a plurality of individual context free processor ele- 30

ments (PEs),

means (650) connecting said plurality of processor elements with said logical resource driver for transferring said instructions from said logical resource driver to individually assigned processor elements, 35 each said processor element having means for processing said transferred instruction,

a plurality of shared storage resources (660)

first means (670) for connecting each of said processor elements with any one of said plurality of re- 40 sources, each of said processor elements having means for accessing any one of said resources during said instruction processing,

a plurality of memory locations (610), and

second means including said logical resource drivers 45 for connecting each of said processor elements with any one of said plurality of memory locations, each said processor element having means for accessing said memory locations during said instruction processing.

12 A parallel processor system for processing natural concurrencies in streams of low level instructions contained in a program, each of said streams having a plurality of single entry-single exit (SESE) basic blocks

(BBs), said system comprising:

means (160) for statically adding intelligence to each instruction in each of said plurality of basic blocks, said added intelligence representing at least a logical processor number (LPN) and an instruction

firing time (IFT).

a logical resource driver (LRD) receptive of said basic blocks corresponding to the program instruction stream from said adding means for storing said instructions and said logical resource driver further having means for fetching, in order of said instruc- 65 tion firing time, said instructions in each basic block, and delivering said instructions according to the logical processor number for each instruction,

a plurality of individual processor elements (PEs), first means (650) connecting said plurality of processor elements with said logical resource driver for transferring said instructions from said logical resource driver to individually assigned processor elements, each said processor element having means for processing said transferred instruction,

a plurality of shared storage resources (660), and second means (670) for connecting each of said processor elements with any one of said plurality of shared storage resources, each of said processor elements having means for accessing any one of said shared storage resources during said instruction processing.

13. A parallel processor system for processing natural concurrencies in streams of low level instructions contained in a program, each of said streams having a plurality of single entry-single exit (SESE) basic blocks

(BBs), said system comprising:

means (160) for statically adding intelligence to each instruction in each of said plurality of basic blocks,

a logical resource driver (LRD) receptive of said basic blocks corresponding to the program instruction stream from said adding means for storing said

a plurality of individual context free processor ele-

ments (PEs),

means (650) connecting said plurality of processor elements with said logical resource driver for transferring said instructions from said logical resource driver to individually assigned processor elements in accordance with the added intelligence in the instructions, each said processor element having means for processing said transferred instruction,

a plurality of shared storage resources (660), and means (670) for connecting each of said processor elements with any one of said plurality of shared storage resources in accordance with the added intelligence in the instructions, each of said shared storage resources during said instruction process-

14. The parallel processor system according to claims

11, 12, or 13 in which:

ing.

said adding means further has means for statically adding program level information to each said instruction to identify the different program levels contained within each said program,

said shared storage resources have a different set of

resources for each said program level,

each said set of resources is identified by said stati-

cally added level information, and

each said processor element further has means for processing each of its instructions in a set of resources identified by said statically added level information

15. A method for parallel processing in a plurality of processor elements natural concurrencies in streams of low level instructions contained in the programs of a plurality of users, each of the streams having a plurality 60 of single entry-single exit (SESE) basic blocks (BBs), said method comprising the steps of:

statically adding intelligence representing the natural concurrencies existing within the instructions in each basic block of the programs, said step of adding for each program comprising the steps of:

(a) ascertaining the resource requirements of each instruction within each basic block to determine the natural concurrencies in each basic block,

- (b) identifying logical resource dependencies between instructions,
- (c) assigning condition code storage (CCs) to groups of resource dependent instructions, so that dependent instructions can execute on the 5 same or different processor elements,
- (d) determining the earliest possible instruction firing time (IFT) for each of said instructions in each of said plurality of basic blocks,
- struction in each of said plurality of basic blocks,
- (f) assigning a logical processor number (LPN) to each instruction in each of said basic blocks,
- (g) adding said logical processor numbers to each instruction in each of said basic blocks, and
- (h) repeating steps (a) through (g) until all basic blocks are processed for each of said programs,
- processing the instruction having the statically added intelligence for the programs, the step of processing further comprising the steps of:
 - (i) delivering the instructions into logical resource drivers, each said program of a user being assigned to a different logical resource driver,
 - (j) selecting instructions from the logical resource 25 drivers in a predetermined order based on the instruction firing time,
 - (k) storing the selected instructions in queues of the logical resource driver based on the logical pro- 30 cessor number,
 - (1) generating dynamic shared context storage mapping (D-SCSM) information for each instruc-
 - (m) selectively connecting the queues of each logi- 35 cal resource driver to processor elements (PEs) said queues being connected in a predetermined order so that one instruction having the earliest instruction firing time from each queue is first delivered to a given processor element,
 - (n) processing said one instruction from each queue in each said connected processor element,
 - (o) obtaining the input data for processing said delivered instruction from shared storage locations identified by said instruction in a context 45 file identified by said dynamic shared context storage mapping information,
 - (p) storing the results of said processing of said delivered instruction in shared storage identified by said dynamic information contained in said 50 instruction, and
 - (q) repeating steps (i) through (p) until all instructions in each of said plurality of basic blocks for all said programs are processed.
- 16 The method of claim 15 wherein said step of stati- 55 cally adding intelligence further comprises the step of re-ordering said instructions in each of said basic blocks based upon said instruction firing times wherein the earliest firing times are listed first
- 17. The method of claim 15 wherein said step of stati- 60 cally adding intelligence further comprises the step of adding static shared context storage mapping information (S-SCSM) to each instruction to identify the relative program levels associated with said instructions and wherein said step of obtaining input further com- 65 prises the step of obtaining said input data from a shared stored location procedural level identified at least in part by the aforesaid dynamically added information.

18. The method of claim 15 wherein said step of statically adding intelligence further comprises the step of adding static shared context storage mapping (S-SCSM) information to each instruction to identify the program

56

level of said instruction

19. A method for parallel processing natural concurrencies in streams of low level instructions contained in the programs of a plurality of users located in a system having a plurality of processor elements and shared (e) adding said instruction firing times to each in- 10 storage locations, each of the streams having a plurality of single entry-single exit (SESE) basic blocks (BBs), said method comprising the steps of:

statically adding intelligence to the instructions in each basic block of the programs, said added intelligence identifying the natural concurrencies within each basic block, said added intelligence having a least an instruction firing time (IFT) and a

logical processor number (LPN), and

processing the instructions having the statically added intelligence for executing the programs, the step of processing further comprising the steps of: (a) delivering the instructions into the system, each said user being assigned to a different context file

in said system,

(b) dynamically generating shared context state mapping (D-SCSM) information for each instruction identifying said context file containing shared storage locations,

- (c) separately storing the delivered instructions in the system based on the logical processor num-
- ber (LPN), (d) selectively connecting the separately stored instructions to the processor elements assigned to the logical processor number for the instructions, said separately stored instructions being delivered in a predetermined order so that one instruction having the earliest instruction firing time from each of the separately stored instructions is delivered to a given processor element,
- (e) processing said one instruction from each connected separately stored instructions in each said connected processor element,
- (f) obtaining the input data for processing said connected instruction from a shared storage location identified at least in part by said shared context storage mapping information,
- (g) storage the results of said processing of said connected instruction in a shared storage location identified in part by said shared context storage mapping information, and

(h) repeating steps (a) through (g) until all instructions of each of said plurality of basic blocks for

all of said programs are processed.

A method for parallel processing, in a system, natural concurrencies in streams of low level instructions contained in a program, each of the streams having a plurality of single entry-single exit (SESE) basic blocks (BBs), said system having a plurality of processor elements and a plurality of shared storage locations, said method comprising the steps of:

statically adding intelligence representing the natural concurrencies existing within the instructions in each basic block, said step of adding comprising the

(a) ascertaining the resource requirements of each instruction within each basic block to determine the natural concurrencies in each basic block,

- (b) identifying logical resource dependencies between instructions,
- (c) assigning condition code storage (CCs) to groups of resource dependent instructions, such that dependent instructions can execute on the 5 same of different processor elements,

(d) determining the earliest possible instruction firing time (IFT) for each of said instructions in each of said plurality of basic blocks,

- (e) adding said instruction firing times to each in- 10 struction in each of said plurality of basic blocks,
- (f) assigning a logical processor number (LPN) to each instruction in each of said basic blocks,
- (g) adding said logical processor numbers to each instruction in each of said basic blocks, and
- (h) repeating steps (a) through (g) until all basic blocks are processed for said program, and processing the instructions having the statically added intelligence in the system, the step of processing further comprising the steps of:

(i) separately storing instructions delivered in the system based on the logical processor number,

- (i) selectively connecting the separately stored instructions to the processor element (PE) assigned to the logical processor number, said sep- 25 arately stored instructions being delivered in a predetermined order so that one instruction having the earliest instruction firing time is connected to a given processor element,
- (k) processing said one instruction from each of the 30 separately stored instructions in each said connected processor element, and

(l) repeating steps (i) through (k) until all instructions in each of said plurality of basic blocks for said program are processed.

21. A method for parallel processing, in a system, natural concurrencies in streams of low level instructions contained in a program, each of the streams having a plurality of single entry-single exit (SESE) basic blocks (BBs), said system having a plurality of proces- 40 sor elements and a plurality of shared storage locations, said method comprising the steps of:

statically adding intelligence representing the natural concurrencies existing within the instructions in each basic block, said step of adding comprising the 45

(a) determining the earliest possible instruction firing time (IFT) for each of said instructions in each of said plurality of basic blocks,

(b) adding said instruction firing times to each in- 50 struction in each of plurality of basic blocks,

(c) assigning a logical processor number (LPN) to each instruction in each of said basic blocks, and

(d) adding said logical processor numbers to each instruction in each of said basic blocks, and processing the instructions having the statically added intelligence, the step of processing further comprising the steps of:

(e) separately storing instructions delivered in the system based on the logical processor number,

(f) selectively connecting said separately stored instructions to processor elements (PEs) assigned to a given logical processor number, said instructions connected in a predetermined order struction firing time from each of said separately stored instructions is connected to a given processor element,

58

(g) processing said one connected instruction in each said connected processor element,

(h) obtaining the input data for processing said connected instruction from a shared storage location identified by said instruction,

(i) storing the results of said processing of said connected instruction in a shared storage location identified by said instruction, and

(j) repeating steps (e) through (i) until all instructions are processed in each of said plurality of basic blocks for said program.

22. A method for parallel processing natural concurrencies in a program in a system having a plurality of processor elements (PEs), said processor element having access to input data located in a plurality of shared resource locations, said program having a plurality of single entry-single exit (SESE) basic blocks (BBs) with each of said basic blocks (BBs) having a stream of instructions, said method comprising the steps of:

ascertaining the resource requirements of each instruction within each of said basic blocks,

identifying logical resource dependencies between instructions.

assigning condition code storage (CCs) to groups of resource dependent instructions, such that dependent instructions can execute on the same of different processor elements,

determining the earliest possible instruction firing time (IFT) for each of the instructions in said plurality of basic blocks,

adding said instruction firing times (IFIs) to each instruction in each of said plurality of basic blocks in response to said determination,

assigning a logical processor number (LPN) to each instruction in each of said basic blocks,

adding said assigned logical processor number (LPN) to each instruction in each of said plurality of basic blocks in response to said assignment,

separately storing the instructions, with said added instruction firing time and said added logical processor numbers, based on the logical processor number, each group of said separately stored instructions containing instructions having only the same logical processor number,

selectively connecting said separately stored instructions to said processor elements based on the logical processor number, and

each said processor element receiving the instruction in said connected group having the earliest instruction firing time first, said processor element having means for performing the steps of:

(a) obtaining input data for processing said received instruction from a shared storage location in said plurality of shared resource locations identified by said instruction,

(b) storing the results based upon the aforesaid step of processing in a shared storage location in said plurality of shared resource locations identified by said received instruction, and

(c) repeating the aforesaid steps (a) and (b) for the next received instruction until all instructions are processed.

23. The method of claim 22 further comprising the so that one instruction having the earliest in- 65 steps of forming execution set of basic blocks in response to said steps of adding said instruction firing times and logical processor numbers wherein branches from any given basic block within a given execution set to a basic block in another execution set is statistically

24. The method of claim 22 further comprising the step of:

adding shared context storage mapping information 5 to each instruction, and

wherein said step of processing comprises the step of processing each instruction requiring at least one set of shared resources, said at least one set being identified by said shared context storage mapping 10 information, so each program routine can access, in addition to the routine's set of procedural level

resources, at least one other set of resources 25. A method for parallel processing instructions of a program having natural concurrencies with a plurality 15 of processor elements (PEs), said processor elements having access to input data located in a plurality of shared resource locations, said program having a plurality of single entry-single exit (SESE) basic blocks (BBs) with each of said basic blocks (BBs) having a stream of 20 method instructions, said method comprising the steps of:

ascertaining the resource requirements of each instruction within each of said basic blocks,

identifying logical resource dependencies between 25 instructions,

assigning condition code storage (CCs) to groups of resource dependent instructions, such that dependent instructions can execute on the same or different processor elements,

determining the earliest possible instruction firing time (IFT) for each of the instructions in each of said plurality of basic blocks,

adding said instruction firing times to each instruction in each of said plurality of basic blocks in response 35 to said determination,

assigning a logical processor number (LPN) to each instruction in each of said basic blocks,

adding said assigned logical processor number to each instruction in each of said plurality of basic 40 blocks in response to said assignment,

forming execution sets (ESs) of basic blocks in response to said steps of adding said instruction firing times and logical processor numbers,

- (i) separately storing the instructions contained 45 within a given formed execution set based on the logical processor number, each group of said separately stored instructions containing instructions having only the same logical processor number.
- (ii) selectively connecting said separately stored instructions to said processor elements elements based on the logical processor number,
- (iii) each said processor element receiving the intime (IFT) first, said processor element having means for performing the steps of:

(a) obtaining input data for processing said received instruction from a shared storage location in said plurality of shared resource loca- 60 other execution set is statistically minimized tions as identified by said instruction,

(b) storing the results based upon the aforesaid step of processing in a shared storage location in said plurality of shared resource locations as identified by said instruction,

(c) repeating the aforesaid steps (a) and (b) for the next received instruction until all instructions are processed, and

(iv) repeating the aforesaid steps (i) through (iii) for all execution sets that are processed

26. A system for parallel processing natural concurrencies in a program, said program having a plurality of single entry-singe exit (SESE) basic blocks (BBs) wherein each of said basic blocks contains a stream of instructions, said system comprising:

means (160) receptive of said plurality of basic blocks for determining said natural concurrencies within said instruction stream for each of said basic blocks, said determining means further having means for adding timing and processor information to each instruction in response to said determined natural concurrencies so that all processing resources required by any given instruction are allocated in advance of program execution,

means (620) receiving said basic blocks (BBs) of instructions having said added timing and processor information for storing said received instructions,

a plurality of processor elements (PEs), means (650) for selectively connecting said plurality of processor elements to said storing means,

a plurality of shared resource (660),

means (670) for selectively interconnecting said plurality of processor elements (PEs) with said plurality of shared resources (660),

said storing means having means for delivering instructions in order of the earliest firing time first, based upon said firing timing information, to the processor elements over said connecting means and into said processor elements, and

said processor elements having means for processing each received instruction from said storing means (620), said processor elements being connected to the shared resources identified by each said instruction and wherein all resource information and context information pertaining to said instruction are each stored in one of said plurality of shared resources and said storing means (620).

27. The parallel processor system of claim 26 in which:

said determining means further has means for adding program level information to said instructions, said information containing relative level information for each said instruction in order to identify the different program levels associated with registers used within said program,

said shared resources having a different set of registers associated with each program level, and

said processor elements further having means for processing each of its received instructions using at least one set of registers identified by said received instructions

28. The system of claim 26 wherein said determining struction having the earliest instruction firing 55 means further comprises means for forming execution sets (ESs) from the basic blocks containing said added timing and processor information wherein branches from any given basic block within a given execution set out of said given execution set to a basic block in an-

29. The system of claim 28 wherein said determining means further has means for attaching header information to each formed execution set, said header at least comprising:

(a) the address of the start of said instructions, and

(b) the length of the execution set.

30. The system of claim 26 wherein said storing means further comprises:

a plurality of caches (1522) receptive of said execution sets for storing said instructions,

means (1544, 1560, 1570, 650) connected to said caches for delivering said instructions stored in each of said caches to said plurality of processor system comprising: elements, and of programs in said a plurality of single system comprising: means (160) for a

means (1512, 1518, 1548) connected to said caches and said delivering means for controlling said storing and said delivery of instructions, said controlling means further having means for executing the 10 branches from individual basic blocks.

31 The system of claim 26 wherein said determining means further comprises means for adding level information to instructions pertaining to the different program levels contained within said program, and 15 wherein each said processor element has means for processing each of its received instructions using a set of shared resources identified by each said instruction's level information.

32 The system of claim 26 wherein each of said plu-20 rality of processor elements is context free in processing a given instruction

33 The system of claim 32 wherein said plurality of shared resources comprises:

a plurality of register files, and

a plurality of condition code files, said plurality of register files and said plurality of condition code files together with said storing means (620) having means for storing all necessary context data for processing any given instruction

34. A system for parallel processing natural concurrencies in a program, said program having a plurality of single entry-single exit (SESE) basic blocks (BBs) wherein each of said basic blocks (BBs) contains a stream of instructions, said system comprising:

means (160) receptive of said plurality of basic blocks for determining said natural concurrencies within said instruction stream for each of said basic blocks, said determining means further having means for adding timing, processor, and resource access in- 40 formation to each instruction in response to said determined natural concurrencies so that all processing resources required by any given instruction are allocated in advance of instruction execution, said determining means further having means for 45 prising: forming basic blocks into execution set (ESs) containing said added instruction firing times and logical processor numbers, wherein branches from any given basic block within a given execution set out of said given execution set to a basic block in an- 50 other execution set is statistically minimized,

means (620) receptive of said execution sets having said added information for storing said instructions, a plurality of context-free processor elements con-

nected to said storing means, and

a plurality of shared resources connected to said plurality of context-free processor elements, said processor elements having means for processing its instructions based upon said processor number, timing, and resource access information from said storing means, said processor elements having means for obtaining all necessary context data from said plurality of shared resources based upon location data set forth in said instructions for processing said instruction and having means for delivering all necessary context data to said plurality of shared resources at locations based upon and identified in said instructions.

62

35. A parallel processor system for processing streams of low level instructions contained in a plurality of programs in said system, each of said streams having a plurality of single entry-single exit basic blocks, said system comprising:

means (160) for adding intelligence to the instruction streams in response to detected natural concurren-

cies therein,

a plurality of context files, each of said plurality of programs being assigned to one of said context files, each of said context files having a plurality of register resources,

a plurality of logical resource drivers, each logical resource driver being assigned to one of said plurality of context files, each of said logical resource drivers being receptive of said basic blocks of at least one corresponding program instruction stream from said adding means for storing said instructions of each basic block,

a plurality of individual processor elements,

means for selectively connecting any of said plurality of processor elements to any of said plurality of logical resource drivers for transferring said instructions from each of said logical resource drivers to individually assigned processor elements in accordance with said added intelligence in the instructions,

first means for connecting each of said processor elements to any one of said plurality of context files, each said processor element having means for accessing any resource in a program's context file for reading and writing data during said processing of the program's instructions,

a plurality of memory locations (610), and

second means for connecting each of said logical resource drivers with any one of said plurality of memory locations, each said logical resource driver having means for accessing said memory locations during said processing of each said instruction

36. A parallel processor system for processing streams of low level instructions contained in a plurality of programs, each of said streams having a plurality of single entry-single exit basic blocks, said system comprising:

means for adding intelligence to said instruction streams, said added intelligence containing subroutine level information for said instructions to specify the relative subroutine register accesses contained within each said program,

a plurality of context files, each of said plurality of programs being assigned to one of said context files, each of said context files, each of said context files having a plurality of register resources with one set of register resources for each said subroutine program level, each said set of resources being identified with a different subroutine level,

a plurality of logical resource drivers, each logical resource driver being associated with one of said plurality of context files, each of said logical resource drivers being receptive of said basic blocks corresponding to the program instruction stream of said at least one assigned program from said adding means for storing said instructions of each basic block, each of said logical resource drivers further having means for adding information to each said instruction, said added information to each said instruction, said added information containing the

4,847,755

63

identity of the context file assigned to the programs contained within each said logical resource driver and, in response to the added intelligence, the level of any subroutine access of the context files by the processor,

a plurality of individual processor elements,

means connecting said plurality of processor elements and said plurality of logical resource drivers for transferring said instructions from each of said logical resource drivers to individually assigned processor elements, and

first means (670) for connecting each of said processor elements with any one of said plurality of context files, each said processor element having 15 means for accessing a set of resources, in a program's context file as identified by said added information, during said processing of the program's instruction in the logical resource drivers.

37. A multiprocessor system for processing a plurality of programs of different users, said system comprising: 64

a plurality of logical resource drivers, each said logical resource driver being operative on at least one of said programs for dynamically adding information during program execution to instructions of said one program, said information identifying at least the user context file for said one program,

a plurality of set of shared resources, each of said sets being assigned to a given context file, and

a plurality of processor elements for processing said programs, said processor elements being connected to said plurality of sets of shared resources and connected to said logical resource drivers for receiving instructions in a determined order, each of said plurality of logical resource drivers having means for delivering an instruction to any processor element, each of said processor elements being selectively interconnected with that set of the shared resources identified by said user context information added to the instruction then being processed in order to access all data necessary for processing said instruction.

25

30

35

40

45

50

55

60

65

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO.: 4,847,755

Page 1 of 3

DATED

July 11, 1989

INVENTOR(S) : Gordon E. Morrison et al

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

In the title, "Throughout" should be -- Throughput--

In column 2, at line 65, "Gajewski" should be ---Gajski---

In column 18, at line 31, "PELRD" should be --PE-LRD---

In column 18, at line 46, "finegrained" should be --fine-grained--

In column 33, at line 26, "f" should be --of--

In column 46, at line 43, "to" should be --two--

In column 48, at line 40 (claim 2), "concurrence" should be --concurrencies--

In column 51, at line 38 (claim 7), after "programs" insert -- ,--

In column 54, at line 39 (claim 13), after "said" insert --procesor elements having means for accessing any one of said--

In column 55, at line 19 (claim 15), "instruction" should be --instructions---

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO. :

4,847,755

Page 2 of 3

DATED

July 11, 1989

INVENTOR(S):

Gordon E. Morrison et al

It is certified that error appears in the above—identified patent and that said Letters Patent is hereby corrected as shown below:

In column 56, at line 48 (claim 19), "storage" should be --storing--

In column 57, at line 6 (claim 20), "of" should be --or--

In column 57, at line 51 (claim 21), after "of" insert --said--

In column 58, at line 14 (claim 22), "element" should be --elements--

In column 58, at line 27 (claim 22), "of" should be --or--

In column 59, at line 21 (claim 25), before "instructions" delete "method"

In column 59, at line 52 (claim 25), delete "elements" (second occurrence)

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO. : 4,847,755

Page 3 of 3

DATED

: July 11, 1989

INVENTOR(S): Gordon E. Morrison, et al

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

In column 62, at lines 67-68 (claim 36), after "information" delete "to each said instruction, said added information"

In column 64, line 7 (claim 37), "set" should be --sets--

Signed and Sealed this Twenty-sixth Day of February, 1991

Attest:

HARRY F MANBECK JR.

Attesting Officer

Commissioner of Patents and Trademurks

United States Patent [19]

Morrison et al.

Patent Number:

5,021,945

Date of Patent:

Jun. 4, 1991

[54] PARALLEL PROCESSOR SYSTEM FOR PROCESSING NATURAL CONCURRENCIES AND METHOD THEREFOR

[75] Inventors: Gordon E. Morrison, Denver;

Christopher B. Brooks; Frederick G. Gluck, both of Boulder, all of Colo.

MCC Development, Ltd., Boulder, [73] Assignee:

[21] Appl No: 372,247

[22] Filed: Jun. 26, 1989

Related U.S. Application Data

Division of Ser. No. 794,221, Oct 31, 1985, Pat No. [62] 4,847,755

Int. Cl.⁵ G06F 9/38 364/200; 364/230.3;

364/228.2; 364/262 4; 364/271.3 Field of Search ... 364/200 MS File, 900 MS File [58]

[56]

References Cited

U.S. PATENT DOCUMENTS

3,343,135	9/1967	Freiman et al 364/200
3,611,306	10/1971	Reigel
3,771,141	11/1973	Culler
4,104,720	8/1978	Gruner
4,109,311	8/1978	Blum et al
4,153,932	5/1979	Dennis et al
4,181,936	1/1980	Kober .
4,228,495	10/1980	Bernhard .
4,229,790	10/1980	Gilliland et al.
4,241,398	12/1980	Caril
4,270,167	5/1981	Koehler et al.
4,430,707	2/1984	Kim
4,435,758	3/1984	Lorie et al.
4,466,061	8/1984	De Santis
4,468,736	8/1984	De Santis
4,514,807	4/1985	Nogi .
4,574,348	3/1986	Scallon .

OTHER PUBLICATIONS

Dennis, "Data Flow Supercomputers", Computer, Nov. 1980, pp. 48-56. Hagiwara, H. et al.; "A Dynamically Microprogrammable, Local Host Computer With Low-Level Parallelism", IEEE Transactions on Computers, C-29, N-7,

Jul. 1980, pp. 577-594. Fisher et al., "Microcode Compaction: Looking Backward and Looking Forward", National Computer Conference, 1981, pp. 95-102.

Fisher et al., "Using an Oracle to Measure Potential Parallelism in Single Instruction Stream Programs", IEEE No. 0194-1895/81/0000/0171, 14th Annual Microprogramming Workshop, Sigmicro, Oct. 1981, pp 171-182.

J. R. Vanaken et al, "The Expression Processor", IEEE Transactions on Computers, C-30, No 8, Aug 1981, pp. 525-536

Bernhard, "Computing at the Speed Limit", IEEE Spectrum, Jul. 1982, pp 26-31.

Davis, "Computer Architecture", IEEE Spectrum, Nov. 1983, pp 94-99.

Hagiwara, H. et al., "A User-Microprogrammable Local Host Computer With Low-Level Parallelism",


(List continued on next page.)

Primary Examiner-Eddie P. Chan Attorney, Agent, or Firm-Hale and Dorr

ABSTRACT

A computer processing system containing a plurality of identical processor elements each of which does not retain execution state information from prior operations. The plurality of identical processor elements operate on a statically compiled program which, based upon detected natural concurrencies in the basic blocks of the programs, provide logical processor numbers and an instruction firing time to each instruction in each basic block. Each processor element is capable of executing instructions on a per instruction basis such that dependent instructions can execute on the same or different processor elements. A given processor element is capable of executing an instruction from one context followed by an instruction from another context through use of shared storage resources.

37 Claims, 17 Drawing Sheets



5,021,945

Page 2

OTHER PUBLICATIONS

Article, Association for Computing Machinery, #0149-7111/83/0000/0151, 1983, pp. 151-157. Mc Dowell, Charles Edward, "SIMAC: A Multiple ALU Computer", Dissertation Thesis, University of California, San Diego, 1983 (111 pages) Mc Dowell, Charles E., "A Simple Architecture for Low Level Parallelism", Proceedings of 1983 International Conference on Parallel Processing, pp. 472-477.

Requa et al., "The Piecewise Data Flow Architecture: Architectural Concepts", IEEE Transactions on Computers, vol. C-32, No. 5, May 1983, pp. 425-438. Fisher, A. T., "The VLIW Machine: A Multiprocessor for Compiling Scientific Code", Computer, 1984, pp. 45-52.

Fisher et al., "Measuring the Parallelism Available for Very Long Instruction, Word Achitectures", IEEE Transactions on Computers, vol. C-33, No. 11, Nov. 1984, pp. 968-976.